index
:
u-boot-toradex.git
2011.12-colibri_vf
2014.04-toradex
2014.10-toradex
2014.10-toradex-next
2015.04-imx7-1.1.0_ga-toradex-next
2015.04-toradex
2015.04-toradex-next
2016.11-toradex
2016.11-toradex-next
colibri
colibri-next
colibri_vf
toradex_2019.07
toradex_2019.07-next
toradex_2020.07
toradex_imx6
toradex_imx_lf_v2022.04
toradex_imx_lf_v2024.04
toradex_imx_v2017.03_4.9.123_imx8mm_ga-bring_up
toradex_imx_v2017.03_4.9.51_imx8_beta1-bring_up
toradex_imx_v2017.03_4.9.51_imx8_beta2-bring_up
toradex_imx_v2018.03_4.14.62_1.0.0_beta-bringup
toradex_imx_v2018.03_4.14.78_1.0.0_ga-bringup
toradex_imx_v2018.03_4.14.98_2.3.0_bringup
toradex_imx_v2020.04_5.4.24_2.1.0
toradex_imx_v2020.04_5.4.70_2.3.0
toradex_ti-u-boot-2021.01_bringup
toradex_ti-u-boot-2023.04
toradex_ti-u-boot-2024.04
U-Boot bootloader for Apalis and Colibri modules
Toradex
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cpu
/
mpc8xxx
/
ddr
Age
Commit message (
Expand
)
Author
2010-04-13
ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU
Peter Tyser
2010-04-07
fsl-ddr: change the default burst mode for DDR3
Dave Liu
2010-04-07
fsl-ddr: Fix the turnaround timing for TIMING_CFG_4
Dave Liu
2010-01-05
fsl-ddr: setup ODT_RD_CFG & ODT_WR_CFG when we interleave
Dave Liu
2010-01-05
fsl-ddr: add override for the Rtt_Wr
Dave Liu
2010-01-05
fsl-ddr: add the override for write leveling
Dave Liu
2010-01-05
fsl-ddr: Fix power-down timing settings
Dave Liu
2009-11-12
fsl-ddr: Fix the chip-select interleaving issue
Dave Liu
2009-10-16
mpc8xxx: improve LAW error messages when setting up DDR
Paul Gortmaker
2009-09-15
ppc/8xxx: Misc DDR related fixes
Kumar Gala
2009-09-08
ppc/8xxx: Remove ddr_pd_cntl register since it doesn't exist
Kumar Gala
2009-07-22
85xx, 86xx: Add common board_add_ram_info()
Peter Tyser
2009-07-01
fsl_ddr: Fix DDR3 calculation of rank density with 8GB or more
Timur Tabi
2009-06-12
fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT
Kumar Gala
2009-03-30
fsl-ddr: add the DDR3 SPD infrastructure
Dave Liu
2009-03-30
fsl-ddr: Fix two bugs in the ddr infrastructure
Dave Liu
2009-02-16
fsl-ddr: Allow system to boot if we have more than 4G of memory
Kumar Gala
2009-02-16
fsl-ddr: ignore memctl_intlv_ctl setting if only one DDR controller
Kumar Gala
2009-01-23
fsl-ddr: use the 1T timing as default configuration
Dave Liu
2009-01-23
fsl-ddr: make the self refresh idle threshold configurable
Dave Liu
2009-01-23
fsl-ddr: clean up the ddr code for DDR3 controller
Dave Liu
2009-01-23
fsl-ddr: update the bit mask for DDR3 controller
Dave Liu
2008-12-03
fsl ddr skip interleaving if not supported.
Ed Swarthout
2008-10-18
Add debug information for DDR controller registers
Haiying Wang
2008-10-18
Check DDR interleaving mode
Haiying Wang
2008-10-18
Pass dimm parameters to populate populate controller options
Haiying Wang
2008-10-18
Make DDR interleaving mode work correctly
Haiying Wang
2008-10-18
rename CFG_ macros to CONFIG_SYS
Jean-Christophe PLAGNIOL-VILLARD
2008-09-13
Coding style cleanup, update CHANGELOG
Wolfgang Denk
2008-09-07
Fix compiler warning in mpc8xxx ddr code
Kumar Gala
2008-08-27
FSL DDR: Add DDR2 DIMM paramter support
Kumar Gala
2008-08-27
FSL DDR: Add DDR1 DIMM paramter support
Kumar Gala
2008-08-27
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
Kumar Gala