1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
/*
* Copyright (c) 2015, Freescale Semiconductor, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
*
* o Redistributions of source code must retain the above copyright notice, this list
* of conditions and the following disclaimer.
*
* o Redistributions in binary form must reproduce the above copyright notice, this
* list of conditions and the following disclaimer in the documentation and/or
* other materials provided with the distribution.
*
* o Neither the name of Freescale Semiconductor, Inc. nor the names of its
* contributors may be used to endorse or promote products derived from this
* software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/****************************************************************************
*
* Comments:
* This file contains the functions which write and read the SPI memories
* using the ECSPI driver in interrupt mode.
*
****************************************************************************/
#include "FreeRTOS.h"
#include "semphr.h"
#include "board.h"
#include "gpt.h"
#include "hw_timer.h"
static SemaphoreHandle_t xSemaphore;
void Hw_Timer_Init(void)
{
gpt_init_config_t config = {
.freeRun = false,
.waitEnable = true,
.stopEnable = true,
.dozeEnable = true,
.dbgEnable = false,
.enableMode = true
};
/* Initialize GPT module */
GPT_Init(BOARD_GPTA_BASEADDR, &config);
/* Set GPT clock source to 24M OSC */
GPT_SetClockSource(BOARD_GPTA_BASEADDR, gptClockSourceOsc);
/* Set GPT interrupt priority 3 */
NVIC_SetPriority(BOARD_GPTA_IRQ_NUM, 3);
/* Enable NVIC interrupt */
NVIC_EnableIRQ(BOARD_GPTA_IRQ_NUM);
xSemaphore = xSemaphoreCreateBinary();
}
void Hw_Timer_Delay(uint32_t ms)
{
uint64_t counter = 24000ULL * ms; /* First get the counter needed by delay time */
uint32_t high;
uint32_t div24m, div;
/* Get the value that exceed maximum register counter */
high = (uint32_t)(counter >> 32);
/* high could not exceed 24000, so that predivider is enough */
div24m = high / 4096; /* We need PRESCALER24M only if high exceed PRESCALER maximum value */
div = high / (div24m + 1); /* Get PRESCALER value */
/* Now set prescaler */
GPT_SetOscPrescaler(BOARD_GPTA_BASEADDR, div24m);
GPT_SetPrescaler(BOARD_GPTA_BASEADDR, div);
/* Set GPT compare value */
GPT_SetOutputCompareValue(BOARD_GPTA_BASEADDR, gptOutputCompareChannel1,
(uint32_t)(counter / (div24m + 1) / (div + 1)));
/* Enable GPT Output Compare1 interrupt */
GPT_SetIntCmd(BOARD_GPTA_BASEADDR, gptStatusFlagOutputCompare1, true);
/* GPT start */
GPT_Enable(BOARD_GPTA_BASEADDR);
/* Wait until GPT event happens. */
xSemaphoreTake(xSemaphore, portMAX_DELAY);
}
void BOARD_GPTA_HANDLER(void)
{
BaseType_t xHigherPriorityTaskWoken = pdFALSE;
/* When GPT time-out, we disable GPT to make sure this is a one-shot event. */
GPT_Disable(BOARD_GPTA_BASEADDR);
GPT_SetIntCmd(BOARD_GPTA_BASEADDR, gptStatusFlagOutputCompare1, false);
GPT_ClearStatusFlag(BOARD_GPTA_BASEADDR, gptStatusFlagOutputCompare1);
/* Unlock the task to process the event. */
xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
/* Perform a context switch to wake the higher priority task. */
portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}
/*******************************************************************************
* EOF
******************************************************************************/
|
