summaryrefslogtreecommitdiff
path: root/platform/devices/MCIMX7D/startup/arm/startup_MCIMX7D_M4.s
diff options
context:
space:
mode:
Diffstat (limited to 'platform/devices/MCIMX7D/startup/arm/startup_MCIMX7D_M4.s')
-rw-r--r--platform/devices/MCIMX7D/startup/arm/startup_MCIMX7D_M4.s681
1 files changed, 346 insertions, 335 deletions
diff --git a/platform/devices/MCIMX7D/startup/arm/startup_MCIMX7D_M4.s b/platform/devices/MCIMX7D/startup/arm/startup_MCIMX7D_M4.s
index c367752..c0bb23e 100644
--- a/platform/devices/MCIMX7D/startup/arm/startup_MCIMX7D_M4.s
+++ b/platform/devices/MCIMX7D/startup/arm/startup_MCIMX7D_M4.s
@@ -1,10 +1,10 @@
; * ---------------------------------------------------------------------------------------
; * @file: startup_MCIMX7D_M4.s
; * @purpose: CMSIS Cortex-M4 Core Device Startup File
-; * IMX7D_M4
-; * @version: 0.1
+; * MCIMX7D_M4
+; * @version: 1.0
; * @date: 2015-5-27
-; * @build: b54573
+; * @build: b150527
; * ---------------------------------------------------------------------------------------
; *
; * Copyright (c) 2015 , Freescale Semiconductor, Inc.
@@ -51,7 +51,8 @@
EXPORT __Vectors_End
EXPORT __Vectors_Size
IMPORT |Image$$ARM_LIB_STACK$$ZI$$Limit|
-__Vectors DCD |Image$$ARM_LIB_STACK$$ZI$$Limit| ; Top of Stack
+
+__Vectors DCD |Image$$ARM_LIB_STACK$$ZI$$Limit| ; Top of Stack
DCD Reset_Handler ; Reset Handler
DCD NMI_Handler ;NMI Handler
DCD HardFault_Handler ;Hard Fault Handler
@@ -69,142 +70,141 @@ __Vectors DCD |Image$$ARM_LIB_STACK$$ZI$$Limit| ; Top of Stack
DCD SysTick_Handler ;SysTick Handler
;External Interrupts
- DCD DefaultISR ;Reserved Interrupt 16
- DCD DefaultISR ;Reserved Interrupt 17
- DCD DefaultISR ;Reserved Interrupt 18
- DCD DefaultISR ;Reserved Interrupt 19
- DCD DefaultISR ;Reserved Interrupt 20
- DCD DefaultISR ;Reserved Interrupt 21
- DCD DefaultISR ;Reserved Interrupt 22
- DCD DefaultISR ;Reserved Interrupt 23
- DCD DefaultISR ;Reserved Interrupt 24
- DCD DefaultISR ;Reserved Interrupt 25
- DCD WDOG3_Handler ;WDOG3 Handler
- DCD SEMA4_Handler ;SEMA4_Handler
- DCD DefaultISR ;Reserved Interrupt 28
- DCD DefaultISR ;Reserved Interrupt 29
- DCD DefaultISR ;Reserved Interrupt 30
- DCD DefaultISR ;Reserved Interrupt 31
- DCD UART6_Handler ;UART6 Handler
- DCD DefaultISR ;Reserved Interrupt 33
- DCD DefaultISR ;Reserved Interrupt 34
- DCD DefaultISR ;Reserved Interrupt 35
- DCD DefaultISR ;Reserved Interrupt 36
- DCD DefaultISR ;Reserved Interrupt 37
- DCD DefaultISR ;Reserved Interrupt 38
- DCD DefaultISR ;Reserved Interrupt 39
- DCD DefaultISR ;Reserved Interrupt 40
- DCD DefaultISR ;Reserved Interrupt 41
- DCD UART1_Handler ;UART1 Handler
- DCD UART2_Handler ;UART2 Handler
- DCD UART3_Handler ;UART3 Handler
- DCD UART4_Handler ;UART4 Handler
- DCD UART5_Handler ;UART5 Handler
- DCD eCSPI1_Handler ;eCSPI1 Handler
- DCD eCSPI2_Handler ;eCSPI2 Handler
- DCD eCSPI3_Handler ;eCSPI3 Handler
- DCD eCSPI4_Handler ;eCSPI4 Handler
- DCD I2C1_Handler ;I2C1 Handler
- DCD I2C2_Handler ;I2C2 Handler
- DCD I2C3_Handler ;I2C3 Handler
- DCD I2C4_Handler ;I2C4 Handler
- DCD DefaultISR ;Reserved Interrupt 55
- DCD DefaultISR ;Reserved Interrupt 56
- DCD DefaultISR ;Reserved Interrupt 57
- DCD DefaultISR ;Reserved Interrupt 58
- DCD DefaultISR ;Reserved Interrupt 59
- DCD DefaultISR ;Reserved Interrupt 60
- DCD DefaultISR ;Reserved Interrupt 61
- DCD DefaultISR ;Reserved Interrupt 62
- DCD DefaultISR ;Reserved Interrupt 63
- DCD DefaultISR ;Reserved Interrupt 64
- DCD DefaultISR ;Reserved Interrupt 65
- DCD DefaultISR ;Reserved Interrupt 66
- DCD DefaultISR ;Reserved Interrupt 67
- DCD GPT4_Handler ;GPT4 handler
- DCD GPT3_Handler ;GPT3 handler
- DCD GPT2_Handler ;GPT2 handler
- DCD GPT1_Handler ;GPT1 handler
- DCD GPIO1_INT7_Handler ;Active HIGH Interrupt from INT7 from GPIO
- DCD GPIO1_INT6_Handler ;Active HIGH Interrupt from INT6 from GPIO
- DCD GPIO1_INT5_Handler ;Active HIGH Interrupt from INT5 from GPIO
- DCD GPIO1_INT4_Handler ;Active HIGH Interrupt from INT4 from GPIO
- DCD GPIO1_INT3_Handler ;Active HIGH Interrupt from INT3 from GPIO
- DCD GPIO1_INT2_Handler ;Active HIGH Interrupt from INT2 from GPIO
- DCD GPIO1_INT1_Handler ;Active HIGH Interrupt from INT1 from GPIO
- DCD GPIO1_INT0_Handler ;Active HIGH Interrupt from INT0 from GPIO
- DCD GPIO1_INT15_0_Handler ;Combined interrupt indication for GPIO1 signal 0 throughout 15
- DCD GPIO1_INT31_16_Handler ;Combined interrupt indication for GPIO1 signal 16 throughout 31
- DCD GPIO2_INT15_0_Handler ;Combined interrupt indication for GPIO2 signal 0 throughout 15
- DCD GPIO2_INT31_16_Handler ;Combined interrupt indication for GPIO2 signal 16 throughout 31
- DCD GPIO3_INT15_0_Handler ;Combined interrupt indication for GPIO3 signal 0 throughout 15
- DCD GPIO3_INT31_16_Handler ;Combined interrupt indication for GPIO3 signal 16 throughout 31
- DCD GPIO4_INT15_0_Handler ;Combined interrupt indication for GPIO4 signal 0 throughout 15
- DCD GPIO4_INT31_16_Handler ;Combined interrupt indication for GPIO4 signal 16 throughout 31
- DCD GPIO5_INT15_0_Handler ;Combined interrupt indication for GPIO5 signal 0 throughout 15
- DCD GPIO5_INT31_16_Handler ;Combined interrupt indication for GPIO5 signal 16 throughout 31
- DCD GPIO6_INT15_0_Handler ;Combined interrupt indication for GPIO6 signal 0 throughout 15
- DCD GPIO6_INT31_16_Handler ;Combined interrupt indication for GPIO6 signal 16 throughout 31
- DCD GPIO7_INT15_0_Handler ;Combined interrupt indication for GPIO7 signal 0 throughout 15
- DCD GPIO7_INT31_16_Handler ;Combined interrupt indication for GPIO7 signal 16 throughout 31
- DCD DefaultISR ;Reserved Interrupt 94
- DCD DefaultISR ;Reserved Interrupt 95
- DCD DefaultISR ;Reserved Interrupt 96
- DCD DefaultISR ;Reserved Interrupt 97
- DCD DefaultISR ;Reserved Interrupt 98
- DCD DefaultISR ;Reserved Interrupt 99
- DCD DefaultISR ;Reserved Interrupt 100
- DCD DefaultISR ;Reserved Interrupt 101
- DCD DefaultISR ;Reserved Interrupt 102
- DCD DefaultISR ;Reserved Interrupt 103
- DCD DefaultISR ;Reserved Interrupt 104
- DCD DefaultISR ;Reserved Interrupt 105
- DCD DefaultISR ;Reserved Interrupt 106
- DCD DefaultISR ;Reserved Interrupt 107
- DCD DefaultISR ;Reserved Interrupt 108
- DCD DefaultISR ;Reserved Interrupt 109
- DCD DefaultISR ;Reserved Interrupt 110
- DCD DefaultISR ;Reserved Interrupt 111
- DCD DefaultISR ;Reserved Interrupt 112
- DCD MU_Handler ;MU_Handler
- DCD ADC1_Handler ;ADC1 Handler
- DCD ADC2_Handler ;ADC2 Handler
- DCD DefaultISR ;Reserved Interrupt 116
- DCD DefaultISR ;Reserved Interrupt 117
- DCD DefaultISR ;Reserved Interrupt 118
- DCD DefaultISR ;Reserved Interrupt 119
- DCD DefaultISR ;Reserved Interrupt 120
- DCD DefaultISR ;Reserved Interrupt 121
- DCD DefaultISR ;Reserved Interrupt 122
- DCD DefaultISR ;Reserved Interrupt 123
- DCD DefaultISR ;Reserved Interrupt 124
- DCD DefaultISR ;Reserved Interrupt 125
- DCD FLEXCAN1_Handler ;FLEXCAN1 Handler
- DCD FLEXCAN2_Handler ;FLEXCAN2 Handler
- DCD DefaultISR ;Reserved Interrupt 128
- DCD DefaultISR ;Reserved Interrupt 129
- DCD DefaultISR ;Reserved Interrupt 130
- DCD DefaultISR ;Reserved Interrupt 131
- DCD DefaultISR ;Reserved Interrupt 132
- DCD DefaultISR ;Reserved Interrupt 133
- DCD DefaultISR ;Reserved Interrupt 134
- DCD DefaultISR ;Reserved Interrupt 135
- DCD DefaultISR ;Reserved Interrupt 136
- DCD DefaultISR ;Reserved Interrupt 137
- DCD DefaultISR ;Reserved Interrupt 138
- DCD DefaultISR ;Reserved Interrupt 139
- DCD DefaultISR ;Reserved Interrupt 140
- DCD DefaultISR ;Reserved Interrupt 141
- DCD UART7_Handler ;UART7 Handler
- DCD DefaultISR ;Reserved Interrupt 143
-
+ DCD GPR_Handler ;GPR Interrupt
+ DCD DAP_Handler ;DAP Interrupt
+ DCD SDMA_Handler ;SDMA Interrupt
+ DCD DBGMON_Handler ;DBGMON Interrupt
+ DCD SNVS_Handler ;SNVS Interrupt
+ DCD LCDIF_Handler ;LCDIF Interrupt
+ DCD SIM2_Handler ;SIM2 Interrupt
+ DCD CSI_Handler ;CSI Interrupt
+ DCD PXP1_Handler ;PXP1 Interrupt
+ DCD Reserved9_Handler ;Reserved interrupt 9
+ DCD WDOG3_Handler ;WDOG3 Interrupt
+ DCD SEMA4_HS_M4_Handler ;SEMA4_HS_M4 Interrupt
+ DCD APBHDMA_Handler ;APBHDMA Interrupt
+ DCD EIM_Handler ;EIM Interrupt
+ DCD BCH_Handler ;BCH Interrupt
+ DCD GPMI_Handler ;GPMI Interrupt
+ DCD UART6_Handler ;UART6 Interrupt
+ DCD FTM1_Handler ;FTM1 Interrupt
+ DCD FTM2_Handler ;FTM2 Interrupt
+ DCD SNVS_CONSOLIDATED_Handler ;SNVS_CONSOLIDATED Interrupt
+ DCD SNVS_SECURITY_Handler ;SNVS_SECURITY Interrupt
+ DCD CSU_Handler ;CSU Interrupt
+ DCD uSDHC1_Handler ;uSDHC1 Interrupt
+ DCD uSDHC2_Handler ;uSDHC2 Interrupt
+ DCD uSDHC3_Handler ;uSDHC3 Interrupt
+ DCD MIPI_CSI_Handler ;MIPI_CSI Interrupt
+ DCD UART1_Handler ;UART1 Interrupt
+ DCD UART2_Handler ;UART2 Interrupt
+ DCD UART3_Handler ;UART3 Interrupt
+ DCD UART4_Handler ;UART4 Interrupt
+ DCD UART5_Handler ;UART5 Interrupt
+ DCD eCSPI1_Handler ;eCSPI1 Interrupt
+ DCD eCSPI2_Handler ;eCSPI2 Interrupt
+ DCD eCSPI3_Handler ;eCSPI3 Interrupt
+ DCD eCSPI4_Handler ;eCSPI4 Interrupt
+ DCD I2C1_Handler ;I2C1 Interrupt
+ DCD I2C2_Handler ;I2C2 Interrupt
+ DCD I2C3_Handler ;I2C3 Interrupt
+ DCD I2C4_Handler ;I2C4 Interrupt
+ DCD RDC_Handler ;RDC Interrupt
+ DCD USB_OH3_OTG2_1_Handler ;USB_OH3_OTG2_1 Interrupt
+ DCD MIPI_DSI_Handler ;MIPI_DSI Interrupt
+ DCD USB_OH3_OTG2_2_Handler ;USB_OH3_OTG2_2 Interrupt
+ DCD USB_OH2_OTG_Handler ;USB_OH2_OTG Interrupt
+ DCD USB_OTG1_Handler ;USB_OTG1 Interrupt
+ DCD USB_OTG2_Handler ;USB_OTG2 Interrupt
+ DCD PXP2_Handler ;PXP2 Interrupt
+ DCD SCTR1_Handler ;SCTR1 Interrupt
+ DCD SCTR2_Handler ;SCTR2 Interrupt
+ DCD Analog_TempSensor_Handler ;Analog_TempSensor Interrupt
+ DCD SAI3_Handler ;SAI3 Interrupt
+ DCD Analog_brown_out_Handler ;Analog_brown_out Interrupt
+ DCD GPT4_Handler ;GPT4 Interrupt
+ DCD GPT3_Handler ;GPT3 Interrupt
+ DCD GPT2_Handler ;GPT2 Interrupt
+ DCD GPT1_Handler ;GPT1 Interrupt
+ DCD GPIO1_INT7_Handler ;GPIO1_INT7 Interrupt
+ DCD GPIO1_INT6_Handler ;GPIO1_INT6 Interrupt
+ DCD GPIO1_INT5_Handler ;GPIO1_INT5 Interrupt
+ DCD GPIO1_INT4_Handler ;GPIO1_INT4 Interrupt
+ DCD GPIO1_INT3_Handler ;GPIO1_INT3 Interrupt
+ DCD GPIO1_INT2_Handler ;GPIO1_INT2 Interrupt
+ DCD GPIO1_INT1_Handler ;GPIO1_INT1 Interrupt
+ DCD GPIO1_INT0_Handler ;GPIO1_INT0 Interrupt
+ DCD GPIO1_INT15_0_Handler ;GPIO1_INT15_0 Interrupt
+ DCD GPIO1_INT31_16_Handler ;GPIO1_INT31_16 Interrupt
+ DCD GPIO2_INT15_0_Handler ;GPIO2_INT15_0 Interrupt
+ DCD GPIO2_INT31_16_Handler ;GPIO2_INT31_16 Interrupt
+ DCD GPIO3_INT15_0_Handler ;GPIO3_INT15_0 Interrupt
+ DCD GPIO3_INT31_16_Handler ;GPIO3_INT31_16 Interrupt
+ DCD GPIO4_INT15_0_Handler ;GPIO4_INT15_0 Interrupt
+ DCD GPIO4_INT31_16_Handler ;GPIO4_INT31_16 Interrupt
+ DCD GPIO5_INT15_0_Handler ;GPIO5_INT15_0 Interrupt
+ DCD GPIO5_INT31_16_Handler ;GPIO5_INT31_16 Interrupt
+ DCD GPIO6_INT15_0_Handler ;GPIO6_INT15_0 Interrupt
+ DCD GPIO6_INT31_16_Handler ;GPIO6_INT31_16 Interrupt
+ DCD GPIO7_INT15_0_Handler ;GPIO7_INT15_0 Interrupt
+ DCD GPIO7_INT31_16_Handler ;GPIO7_INT31_16 Interrupt
+ DCD WDOG1_Handler ;WDOG1 Interrupt
+ DCD WDOG2_Handler ;WDOG2 Interrupt
+ DCD KPP_Handler ;KPP Interrupt
+ DCD PWM1_Handler ;PWM1 Interrupt
+ DCD PWM2_Handler ;PWM2 Interrupt
+ DCD PWM3_Handler ;PWM3 Interrupt
+ DCD PWM4_Handler ;PWM4 Interrupt
+ DCD CCM1_Handler ;CCM1 Interrupt
+ DCD CCM2_Handler ;CCM2 Interrupt
+ DCD GPC_Handler ;GPC Interrupt
+ DCD MU_A7_Handler ;MU_A7 Interrupt
+ DCD SRC_Handler ;SRC Interrupt
+ DCD SIM1_Handler ;SIM1 Interrupt
+ DCD RTIC_Handler ;RTIC Interrupt
+ DCD CPU_Handler ;CPU Interrupt
+ DCD CPU_CTI_Handler ;CPU_CTI Interrupt
+ DCD CCM_SRC_GPC_Handler ;CCM_SRC_GPC Interrupt
+ DCD SAI1_Handler ;SAI1 Interrupt
+ DCD SAI2_Handler ;SAI2 Interrupt
+ DCD MU_M4_Handler ;MU_M4 Interrupt
+ DCD ADC1_Handler ;ADC1 Interrupt
+ DCD ADC2_Handler ;ADC2 Interrupt
+ DCD ENET2_MAC0_TRANS1_Handler ;ENET2_MAC0_TRANS1 Interrupt
+ DCD ENET2_MAC0_TRANS2_Handler ;ENET2_MAC0_TRANS2 Interrupt
+ DCD ENET2_MAC0_IRQ_Handler ;ENET2_MAC0_IRQ Interrupt
+ DCD ENET2_1588_TIMER_IRQ_Handler ;ENET2_1588_TIMER_IRQ Interrupt
+ DCD TPR_Handler ;TPR Interrupt
+ DCD CAAM_QUEUE_Handler ;CAAM_QUEUE Interrupt
+ DCD CAAM_ERROR_Handler ;CAAM_ERROR Interrupt
+ DCD QSPI_Handler ;QSPI Interrupt
+ DCD TZASC1_Handler ;TZASC1 Interrupt
+ DCD WDOG4_Handler ;WDOG4 Interrupt
+ DCD FLEXCAN1_Handler ;FLEXCAN1 Interrupt
+ DCD FLEXCAN2_Handler ;FLEXCAN2 Interrupt
+ DCD PERFMON1_Handler ;PERFMON1 Interrupt
+ DCD PERFMON2_Handler ;PERFMON2 Interrupt
+ DCD CAAM_WRAPPER1_Handler ;CAAM_WRAPPER1 Interrupt
+ DCD CAAM_WRAPPER2_Handler ;CAAM_WRAPPER2 Interrupt
+ DCD SEMA4_HS_A7_Handler ;SEMA4_HS_A7 Interrupt
+ DCD EPDC_Handler ;EPDC Interrupt
+ DCD ENET1_MAC0_TRANS1_Handler ;ENET1_MAC0_TRANS1 Interrupt
+ DCD ENET1_MAC0_TRANS2_Handler ;ENET1_MAC0_TRANS2 Interrupt
+ DCD ENET1_MAC0_Handler ;ENET1_MAC0 Interrupt
+ DCD ENET1_1588_TIMER_Handler ;ENET1_1588_TIMER Interrupt
+ DCD PCIE_CTRL1_Handler ;PCIE_CTRL1 Interrupt
+ DCD PCIE_CTRL2_Handler ;PCIE_CTRL2 Interrupt
+ DCD PCIE_CTRL3_Handler ;PCIE_CTRL3 Interrupt
+ DCD PCIE_CTRL4_Handler ;PCIE_CTRL4 Interrupt
+ DCD UART7_Handler ;UART7 Interrupt
+ DCD PCIE_CTRL_REQUEST_Handler ;PCIE_CTRL_REQUEST Interrupt
__Vectors_End
-__Vectors_Size EQU __Vectors_End - __Vectors
-
+__Vectors_Size EQU __Vectors_End - __Vectors
AREA |.text|, CODE, READONLY
+
; Reset Handler
Reset_Handler PROC
@@ -267,255 +267,266 @@ SysTick_Handler\
EXPORT SysTick_Handler [WEAK]
B .
ENDP
-WDOG3_Handler\
+Default_Handler\
PROC
+ EXPORT GPR_Handler [WEAK]
+ EXPORT DAP_Handler [WEAK]
+ EXPORT SDMA_Handler [WEAK]
+ EXPORT DBGMON_Handler [WEAK]
+ EXPORT SNVS_Handler [WEAK]
+ EXPORT LCDIF_Handler [WEAK]
+ EXPORT SIM2_Handler [WEAK]
+ EXPORT CSI_Handler [WEAK]
+ EXPORT PXP1_Handler [WEAK]
+ EXPORT Reserved9_Handler [WEAK]
EXPORT WDOG3_Handler [WEAK]
- B .
- ENDP
-SEMA4_Handler\
- PROC
- EXPORT SEMA4_Handler [WEAK]
- B .
- ENDP
-UART6_Handler\
- PROC
+ EXPORT SEMA4_HS_M4_Handler [WEAK]
+ EXPORT APBHDMA_Handler [WEAK]
+ EXPORT EIM_Handler [WEAK]
+ EXPORT BCH_Handler [WEAK]
+ EXPORT GPMI_Handler [WEAK]
EXPORT UART6_Handler [WEAK]
- B .
- ENDP
-UART1_Handler\
- PROC
+ EXPORT FTM1_Handler [WEAK]
+ EXPORT FTM2_Handler [WEAK]
+ EXPORT SNVS_CONSOLIDATED_Handler [WEAK]
+ EXPORT SNVS_SECURITY_Handler [WEAK]
+ EXPORT CSU_Handler [WEAK]
+ EXPORT uSDHC1_Handler [WEAK]
+ EXPORT uSDHC2_Handler [WEAK]
+ EXPORT uSDHC3_Handler [WEAK]
+ EXPORT MIPI_CSI_Handler [WEAK]
EXPORT UART1_Handler [WEAK]
- B .
- ENDP
-UART2_Handler\
- PROC
EXPORT UART2_Handler [WEAK]
- B .
- ENDP
-UART3_Handler\
- PROC
EXPORT UART3_Handler [WEAK]
- B .
- ENDP
-UART4_Handler\
- PROC
EXPORT UART4_Handler [WEAK]
- B .
- ENDP
-UART5_Handler\
- PROC
EXPORT UART5_Handler [WEAK]
- B .
- ENDP
-eCSPI1_Handler\
- PROC
EXPORT eCSPI1_Handler [WEAK]
- B .
- ENDP
-eCSPI2_Handler\
- PROC
EXPORT eCSPI2_Handler [WEAK]
- B .
- ENDP
-eCSPI3_Handler\
- PROC
EXPORT eCSPI3_Handler [WEAK]
- B .
- ENDP
-eCSPI4_Handler\
- PROC
EXPORT eCSPI4_Handler [WEAK]
- B .
- ENDP
-I2C1_Handler\
- PROC
EXPORT I2C1_Handler [WEAK]
- B .
- ENDP
-I2C2_Handler\
- PROC
EXPORT I2C2_Handler [WEAK]
- B .
- ENDP
-I2C3_Handler\
- PROC
EXPORT I2C3_Handler [WEAK]
- B .
- ENDP
-I2C4_Handler\
- PROC
EXPORT I2C4_Handler [WEAK]
- B .
- ENDP
-GPT4_Handler\
- PROC
+ EXPORT RDC_Handler [WEAK]
+ EXPORT USB_OH3_OTG2_1_Handler [WEAK]
+ EXPORT MIPI_DSI_Handler [WEAK]
+ EXPORT USB_OH3_OTG2_2_Handler [WEAK]
+ EXPORT USB_OH2_OTG_Handler [WEAK]
+ EXPORT USB_OTG1_Handler [WEAK]
+ EXPORT USB_OTG2_Handler [WEAK]
+ EXPORT PXP2_Handler [WEAK]
+ EXPORT SCTR1_Handler [WEAK]
+ EXPORT SCTR2_Handler [WEAK]
+ EXPORT Analog_TempSensor_Handler [WEAK]
+ EXPORT SAI3_Handler [WEAK]
+ EXPORT Analog_brown_out_Handler [WEAK]
EXPORT GPT4_Handler [WEAK]
- B .
- ENDP
-GPT3_Handler\
- PROC
EXPORT GPT3_Handler [WEAK]
- B .
- ENDP
-GPT2_Handler\
- PROC
EXPORT GPT2_Handler [WEAK]
- B .
- ENDP
-GPT1_Handler\
- PROC
EXPORT GPT1_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT7_Handler\
- PROC
EXPORT GPIO1_INT7_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT6_Handler\
- PROC
EXPORT GPIO1_INT6_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT5_Handler\
- PROC
EXPORT GPIO1_INT5_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT4_Handler\
- PROC
EXPORT GPIO1_INT4_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT3_Handler\
- PROC
EXPORT GPIO1_INT3_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT2_Handler\
- PROC
EXPORT GPIO1_INT2_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT1_Handler\
- PROC
EXPORT GPIO1_INT1_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT0_Handler\
- PROC
EXPORT GPIO1_INT0_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT15_0_Handler\
- PROC
EXPORT GPIO1_INT15_0_Handler [WEAK]
- B .
- ENDP
-GPIO1_INT31_16_Handler\
- PROC
EXPORT GPIO1_INT31_16_Handler [WEAK]
- B .
- ENDP
-GPIO2_INT15_0_Handler\
- PROC
EXPORT GPIO2_INT15_0_Handler [WEAK]
- B .
- ENDP
-GPIO2_INT31_16_Handler\
- PROC
EXPORT GPIO2_INT31_16_Handler [WEAK]
- B .
- ENDP
-GPIO3_INT15_0_Handler\
- PROC
EXPORT GPIO3_INT15_0_Handler [WEAK]
- B .
- ENDP
-GPIO3_INT31_16_Handler\
- PROC
EXPORT GPIO3_INT31_16_Handler [WEAK]
- B .
- ENDP
-GPIO4_INT15_0_Handler\
- PROC
EXPORT GPIO4_INT15_0_Handler [WEAK]
- B .
- ENDP
-GPIO4_INT31_16_Handler\
- PROC
EXPORT GPIO4_INT31_16_Handler [WEAK]
- B .
- ENDP
-GPIO5_INT15_0_Handler\
- PROC
EXPORT GPIO5_INT15_0_Handler [WEAK]
- B .
- ENDP
-GPIO5_INT31_16_Handler\
- PROC
EXPORT GPIO5_INT31_16_Handler [WEAK]
- B .
- ENDP
-GPIO6_INT15_0_Handler\
- PROC
EXPORT GPIO6_INT15_0_Handler [WEAK]
- B .
- ENDP
-GPIO6_INT31_16_Handler\
- PROC
EXPORT GPIO6_INT31_16_Handler [WEAK]
- B .
- ENDP
-GPIO7_INT15_0_Handler\
- PROC
EXPORT GPIO7_INT15_0_Handler [WEAK]
- B .
- ENDP
-GPIO7_INT31_16_Handler\
- PROC
EXPORT GPIO7_INT31_16_Handler [WEAK]
- B .
- ENDP
-MU_Handler\
- PROC
- EXPORT MU_Handler [WEAK]
- B .
- ENDP
-ADC1_Handler\
- PROC
+ EXPORT WDOG1_Handler [WEAK]
+ EXPORT WDOG2_Handler [WEAK]
+ EXPORT KPP_Handler [WEAK]
+ EXPORT PWM1_Handler [WEAK]
+ EXPORT PWM2_Handler [WEAK]
+ EXPORT PWM3_Handler [WEAK]
+ EXPORT PWM4_Handler [WEAK]
+ EXPORT CCM1_Handler [WEAK]
+ EXPORT CCM2_Handler [WEAK]
+ EXPORT GPC_Handler [WEAK]
+ EXPORT MU_A7_Handler [WEAK]
+ EXPORT SRC_Handler [WEAK]
+ EXPORT SIM1_Handler [WEAK]
+ EXPORT RTIC_Handler [WEAK]
+ EXPORT CPU_Handler [WEAK]
+ EXPORT CPU_CTI_Handler [WEAK]
+ EXPORT CCM_SRC_GPC_Handler [WEAK]
+ EXPORT SAI1_Handler [WEAK]
+ EXPORT SAI2_Handler [WEAK]
+ EXPORT MU_M4_Handler [WEAK]
EXPORT ADC1_Handler [WEAK]
- B .
- ENDP
-ADC2_Handler\
- PROC
EXPORT ADC2_Handler [WEAK]
- B .
- ENDP
-FLEXCAN1_Handler\
- PROC
+ EXPORT ENET2_MAC0_TRANS1_Handler [WEAK]
+ EXPORT ENET2_MAC0_TRANS2_Handler [WEAK]
+ EXPORT ENET2_MAC0_IRQ_Handler [WEAK]
+ EXPORT ENET2_1588_TIMER_IRQ_Handler[WEAK]
+ EXPORT TPR_Handler [WEAK]
+ EXPORT CAAM_QUEUE_Handler [WEAK]
+ EXPORT CAAM_ERROR_Handler [WEAK]
+ EXPORT QSPI_Handler [WEAK]
+ EXPORT TZASC1_Handler [WEAK]
+ EXPORT WDOG4_Handler [WEAK]
EXPORT FLEXCAN1_Handler [WEAK]
- B .
- ENDP
-FLEXCAN2_Handler\
- PROC
EXPORT FLEXCAN2_Handler [WEAK]
- B .
- ENDP
-UART7_Handler\
- PROC
+ EXPORT PERFMON1_Handler [WEAK]
+ EXPORT PERFMON2_Handler [WEAK]
+ EXPORT CAAM_WRAPPER1_Handler [WEAK]
+ EXPORT CAAM_WRAPPER2_Handler [WEAK]
+ EXPORT SEMA4_HS_A7_Handler [WEAK]
+ EXPORT EPDC_Handler [WEAK]
+ EXPORT ENET1_MAC0_TRANS1_Handler [WEAK]
+ EXPORT ENET1_MAC0_TRANS2_Handler [WEAK]
+ EXPORT ENET1_MAC0_Handler [WEAK]
+ EXPORT ENET1_1588_TIMER_Handler [WEAK]
+ EXPORT PCIE_CTRL1_Handler [WEAK]
+ EXPORT PCIE_CTRL2_Handler [WEAK]
+ EXPORT PCIE_CTRL3_Handler [WEAK]
+ EXPORT PCIE_CTRL4_Handler [WEAK]
EXPORT UART7_Handler [WEAK]
- B .
- ENDP
-
-Default_Handler\
- PROC
-
+ EXPORT PCIE_CTRL_REQUEST_Handler [WEAK]
EXPORT DefaultISR [WEAK]
-
-
+GPR_Handler
+DAP_Handler
+SDMA_Handler
+DBGMON_Handler
+SNVS_Handler
+LCDIF_Handler
+SIM2_Handler
+CSI_Handler
+PXP1_Handler
+Reserved9_Handler
+WDOG3_Handler
+SEMA4_HS_M4_Handler
+APBHDMA_Handler
+EIM_Handler
+BCH_Handler
+GPMI_Handler
+UART6_Handler
+FTM1_Handler
+FTM2_Handler
+SNVS_CONSOLIDATED_Handler
+SNVS_SECURITY_Handler
+CSU_Handler
+uSDHC1_Handler
+uSDHC2_Handler
+uSDHC3_Handler
+MIPI_CSI_Handler
+UART1_Handler
+UART2_Handler
+UART3_Handler
+UART4_Handler
+UART5_Handler
+eCSPI1_Handler
+eCSPI2_Handler
+eCSPI3_Handler
+eCSPI4_Handler
+I2C1_Handler
+I2C2_Handler
+I2C3_Handler
+I2C4_Handler
+RDC_Handler
+USB_OH3_OTG2_1_Handler
+MIPI_DSI_Handler
+USB_OH3_OTG2_2_Handler
+USB_OH2_OTG_Handler
+USB_OTG1_Handler
+USB_OTG2_Handler
+PXP2_Handler
+SCTR1_Handler
+SCTR2_Handler
+Analog_TempSensor_Handler
+SAI3_Handler
+Analog_brown_out_Handler
+GPT4_Handler
+GPT3_Handler
+GPT2_Handler
+GPT1_Handler
+GPIO1_INT7_Handler
+GPIO1_INT6_Handler
+GPIO1_INT5_Handler
+GPIO1_INT4_Handler
+GPIO1_INT3_Handler
+GPIO1_INT2_Handler
+GPIO1_INT1_Handler
+GPIO1_INT0_Handler
+GPIO1_INT15_0_Handler
+GPIO1_INT31_16_Handler
+GPIO2_INT15_0_Handler
+GPIO2_INT31_16_Handler
+GPIO3_INT15_0_Handler
+GPIO3_INT31_16_Handler
+GPIO4_INT15_0_Handler
+GPIO4_INT31_16_Handler
+GPIO5_INT15_0_Handler
+GPIO5_INT31_16_Handler
+GPIO6_INT15_0_Handler
+GPIO6_INT31_16_Handler
+GPIO7_INT15_0_Handler
+GPIO7_INT31_16_Handler
+WDOG1_Handler
+WDOG2_Handler
+KPP_Handler
+PWM1_Handler
+PWM2_Handler
+PWM3_Handler
+PWM4_Handler
+CCM1_Handler
+CCM2_Handler
+GPC_Handler
+MU_A7_Handler
+SRC_Handler
+SIM1_Handler
+RTIC_Handler
+CPU_Handler
+CPU_CTI_Handler
+CCM_SRC_GPC_Handler
+SAI1_Handler
+SAI2_Handler
+MU_M4_Handler
+ADC1_Handler
+ADC2_Handler
+ENET2_MAC0_TRANS1_Handler
+ENET2_MAC0_TRANS2_Handler
+ENET2_MAC0_IRQ_Handler
+ENET2_1588_TIMER_IRQ_Handler
+TPR_Handler
+CAAM_QUEUE_Handler
+CAAM_ERROR_Handler
+QSPI_Handler
+TZASC1_Handler
+WDOG4_Handler
+FLEXCAN1_Handler
+FLEXCAN2_Handler
+PERFMON1_Handler
+PERFMON2_Handler
+CAAM_WRAPPER1_Handler
+CAAM_WRAPPER2_Handler
+SEMA4_HS_A7_Handler
+EPDC_Handler
+ENET1_MAC0_TRANS1_Handler
+ENET1_MAC0_TRANS2_Handler
+ENET1_MAC0_Handler
+ENET1_1588_TIMER_Handler
+PCIE_CTRL1_Handler
+PCIE_CTRL2_Handler
+PCIE_CTRL3_Handler
+PCIE_CTRL4_Handler
+UART7_Handler
+PCIE_CTRL_REQUEST_Handler
DefaultISR
-
B DefaultISR
ENDP
ALIGN