board/freescale/imx8mq_evk/ddr/lpddr4.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

/*
 * Copyright 2017 NXP
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

enum fw_type {
	FW_1D_IMAGE,
	FW_2D_IMAGE,
};

void lpddr4_pub_train(void);
void ddr4_load_train_code(enum fw_type type);
void lpddr4_800M_cfg_phy(void);
extern void dram_pll_init(void);

static inline void reg32_write(unsigned long addr, u32 val)
{
	writel(val, addr);
}

static inline uint32_t reg32_read(unsigned long addr)
{
	return readl(addr);
}

static void inline dwc_ddrphy_apb_wr(unsigned long addr, u32 val)
{
    writel(val, addr);
}

static inline void reg32setbit(unsigned long addr, u32 bit)
{
	setbits_le32(addr, (1 << bit));
}