summaryrefslogtreecommitdiff
path: root/board/chromebook-x86/coreboot/flashmap-8mb_1mbRom.dtsi
blob: 6cb64b2acf15abda6fea4f4e60dd89ef6b7cf645 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
/*
 * Copyright (c) 2011 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

/ {
	/*
	 * Names will be capitalized and hyphen converted to underscore by
	 * cros_bundle_firmware.
	 */
	flash@ff800000 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "chromeos,flashmap";
		reg = <0xff800000 0x00800000>;

		/*
		 * Non-BIOS section of the Intel Firmware Descriptor image.
		 * This section covers the all the parts that are not shown
		 * to the CPU right below 4G.
		 */
		si-all@0 {
			label = "si-all";
			reg = <0x00000000 0x00200000>;
		};

		/*
		 * Firmware Descriptor section of the Intel Firmware Descriptor
		 * image.
		 */
		si-desc@0 {
			label = "si-desc";
			reg = <0x00000000 0x00001000>;
			type = "wiped";
			wipe-value = [ff];
		};

		/*
		 * Intel Management Engine section of the Intel Firmware
		 * Descriptor image.
		 */
		si-me@0 {
			label = "si-me";
			reg = <0x00001000 0x001ff000>;
			type = "wiped";
			wipe-value = [ff];
		};

		/*
		 * "BIOS" section of the Intel Firmware Descriptor image.
		 * This section covers the complete image as shown to the
		 * CPU right below 4G.
		 */
		si-bios@0 {
			label ="si-bios";
			reg = <0x00200000 0x00600000>;
		};

		/*
		 * This space is currently unused and reserved for future
		 * extensions. cros_bundle_firmware dislikes holes in the
		 * FMAP, so we cover all empty space here.
		 */
		coreboot-extra@0 {
			label = "coreboot-extra";
			reg = <0x00200000 0x0017f000>;
			type = "wiped";
			wipe-value = [ff];
		};

		/* ---- Section: Rewritable MRC cache 4KB ---- */
		rw-mrc-cache@0 {
			label = "rw-mrc-cache";
			/* Alignment: 4k (for updating) */
			reg = <0x0037f000 0x00001000>;
			type = "wiped";
			wipe-value = [ff];
		};

		/* ---- Section: Rewritable VPD 4 KB ---- */
		rw-vpd@0 {
			label = "rw-vpd";
			/* Alignment: 4k (for updating) */
			reg = <0x00380000 0x00001000>;
			type = "wiped";
			wipe-value = [ff];
		};

		/* ---- Section: Rewritable shared 16 KB---- */
		shared-section@0 {
			/*
			 * Alignment: 4k (for updating).
			 * Anything in this range may be updated in recovery.
			 */
			label = "rw-shared";
			reg = <0x00381000 0x0001b000>;
		};
		shared-data@0 {
			label = "shared-data";
			/*
			 * Alignment: 4k (for random read/write).
			 * RW firmware can put calibration data here.
			 */
			reg = <0x00381000 0x0001b000>;
			type = "wiped";
			wipe-value = [00];
		};

		/* ---- Section: Rewritable private 16 KB---- */
		rw-environment@0 {
			label = "rw-environment";
			/*
			 * Alignment: 4k, and must occupy bottom of U-Boot
			 * firmware -- check CONFIG_ENV_OFFSET
			 */
			reg = <0x0039c000 0x00004000>;

			/*
			 * We could put the dev environment here, but U-Boot has
			 * a default built in. Devs can 'saveenv' to set this
			 * up.
			 */
			type = "wiped";
			wipe-value = [00];
		};

		/* ---- Section: Rewritable slot A ---- */
		rw-a@0 {
			label = "rw-section-a";
			/* Alignment: 4k (for updating) */
			reg = <0x003a0000 0x000f0000>;
		};
		rw-a-vblock@0 {
			label = "vblock-a";
			/*
			 * Alignment: 4k (for updating) and must be in start of
			 * each RW_SECTION.
			 */
			reg = <0x003a0000 0x00010000>;
			type = "keyblock boot";
			keyblock = "firmware.keyblock";
			signprivate = "firmware_data_key.vbprivk";
			version = <1>;
			kernelkey = "kernel_subkey.vbpubk";
			preamble-flags = <1>;
		};
		rw-a-boot@0 {
			/* Alignment: no requirement (yet). */
			label = "fw-main-a";
			reg = <0x003b0000 0x000dffc0>;
			type = "blob boot";
		};
		rw-a-firmware-id@0 {
			/* Alignment: no requirement. */
			label = "rw-fwid-a";
			reg = <0x0048ffc0 0x00000040>;
			read-only;
			type = "blobstring fwid";
		};

		/* ---- Section: Rewritable slot B ---- */
		rw-b@0 {
			label = "rw-section-b";
			/* Alignment: 4k (for updating) */
			reg = <0x00490000 0x000f0000>;
		};
		rw-b-vblock@0 {
			label = "vblock-b";
			/*
			 * Alignment: 4k (for updating) and must be in start of
			 * each RW_SECTION.
			 */
			reg = <0x00490000 0x00010000>;
			type = "keyblock boot";
			keyblock = "firmware.keyblock";
			signprivate = "firmware_data_key.vbprivk";
			version = <1>;
			kernelkey = "kernel_subkey.vbpubk";
			preamble-flags = <1>;
		};
		rw-b-boot@0 {
			label = "fw-main-b";
			/* Alignment: no requirement (yet). */
			reg = <0x004a0000 0x000dffc0>;
			type = "blob boot";
		};
		rw-b-firmware-id@0 {
			label = "rw-fwid-b";
			/* Alignment: no requirement. */
			reg = <0x0057ffc0 0x00000040>;
			read-only;
			type = "blobstring fwid";
		};

                /* ---- Section: Vital-product data (VPD) ---- */
		ro-vpd@0 {
			label = "ro-vpd";

			/* VPD offset must be aligned to 4K bytes */
			reg = <0x00580000 0x00020000>;
			read-only;
			type = "wiped";
			wipe-value = [ff];
		};

                /* ---- Section: Read-only ---- */
		ro-section@0 {
                        label = "ro-section";
			reg = <0x005a0000 0x001e0000>;
			read-only;
		};
		ro-fmap@0 {
			label = "fmap";

			/*
			 * We encourage to align FMAP partition in as large
			 * block as possible so that flashrom can find it soon.
			 * For example, aligning to 512KB is better than to
			 * 256KB.
			 */

			reg = <0x005f0000 0x00000800>;
			read-only;
			type = "fmap";
			ver-major = <1>;
			ver-minor = <0>;
		};
		ro-firmware-id@0 {
			label = "ro-frid";
			reg = <0x005f0800 0x00000040>;
			read-only;
			type = "blobstring fwid";
		};
		ro-recovery@0 {
			/* Deprecated section */
			label = "recovery";
			reg = <0x00600000 0x00080000>;
			read-only;
		};
		ro-data@0 {
		        /* Currently unused, simply for padding */
			label = "ro-data";
			reg = <0x00680000 0x00040000>;
			read-only;
		};
		ro-gbb@0 {
			label = "gbb";

			/* GBB offset must be aligned to 4K bytes */
			reg = <0x006c0000 0x00040000>;
			read-only;
			type = "blob gbb";
		};
		ro-boot@0 {
			label = "boot-stub";
			reg = <0x00700000 0x00100000>; /* 1 MB */
			read-only;
			type = "blob signed";
		};
	};
};