summaryrefslogtreecommitdiff
path: root/arch/arm/mach-rockchip/rk3188/syscon_rk3188.c
blob: aeee6bfcad485252ca099fbd6147ac1456928734 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
/*
 * Copyright (C) 2015 Google, Inc
 * Written by Simon Glass <sjg@chromium.org>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <dm.h>
#include <syscon.h>
#include <asm/arch/clock.h>

static const struct udevice_id rk3188_syscon_ids[] = {
	{ .compatible = "rockchip,rk3188-noc", .data = ROCKCHIP_SYSCON_NOC },
	{ .compatible = "rockchip,rk3188-grf", .data = ROCKCHIP_SYSCON_GRF },
	{ .compatible = "rockchip,rk3188-pmu", .data = ROCKCHIP_SYSCON_PMU },
	{ }
};

U_BOOT_DRIVER(syscon_rk3188) = {
	.name = "rk3188_syscon",
	.id = UCLASS_SYSCON,
	.of_match = rk3188_syscon_ids,
};

#if CONFIG_IS_ENABLED(OF_PLATDATA)
static int rk3188_syscon_bind_of_platdata(struct udevice *dev)
{
	dev->driver_data = dev->driver->of_match->data;
	debug("syscon: %s %d\n", dev->name, (uint)dev->driver_data);

	return 0;
}

U_BOOT_DRIVER(rockchip_rk3188_noc) = {
	.name = "rockchip_rk3188_noc",
	.id = UCLASS_SYSCON,
	.of_match = rk3188_syscon_ids,
	.bind = rk3188_syscon_bind_of_platdata,
};

U_BOOT_DRIVER(rockchip_rk3188_grf) = {
	.name = "rockchip_rk3188_grf",
	.id = UCLASS_SYSCON,
	.of_match = rk3188_syscon_ids + 1,
	.bind = rk3188_syscon_bind_of_platdata,
};

U_BOOT_DRIVER(rockchip_rk3188_pmu) = {
	.name = "rockchip_rk3188_pmu",
	.id = UCLASS_SYSCON,
	.of_match = rk3188_syscon_ids + 2,
	.bind = rk3188_syscon_bind_of_platdata,
};
#endif