blob: 6c14d732921b2fdbe6ea742bd74173b9eb5230e3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
/*
* NVIDIA Tegra SPI (SPIFLASH & SLINK) controllers
*
* Copyright 2010-2011 NVIDIA Corporation
*
* This software may be used and distributed according to the
* terms of the GNU Public License, Version 2, incorporated
* herein by reference.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* Version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#ifndef _TEGRA_SPI_H_ /* Prepend _TEGRA_ to avoid conflict with spi.h */
#define _TEGRA_SPI_H_
#include <asm/types.h>
struct spi_tegra {
#ifdef CONFIG_USE_SLINK
u32 command; /* SLINK_COMMAND_0 register */
u32 command2; /* SLINK_COMMAND2_0 reg */
u32 status; /* SLINK_STATUS_0 register */
u32 reserved; /* Reserved offset 0C */
u32 mas_data; /* SLINK_MAS_DATA_0 reg */
u32 slav_data; /* SLINK_SLAVE_DATA_0 reg */
u32 dma_ctl; /* SLINK_DMA_CTL_0 register */
u32 status2; /* SLINK_STATUS2_0 reg */
u32 rsvd[56]; /* 0x20 to 0xFF reserved */
u32 tx_fifo; /* SLINK_TX_FIFO_0 reg off 100h */
u32 rsvd2[31]; /* 0x104 to 0x17F reserved */
u32 rx_fifo; /* SLINK_RX_FIFO_0 reg off 180h */
#else /* CONFIG_USE_SFLASH */
u32 command; /* SPI_COMMAND_0 register */
u32 status; /* SPI_STATUS_0 register */
u32 rx_cmp; /* SPI_RX_CMP_0 register */
u32 dma_ctl; /* SPI_DMA_CTL_0 register */
u32 tx_fifo; /* SPI_TX_FIFO_0 register */
u32 rsvd[3]; /* offsets 0x14 to 0x1F reserved */
u32 rx_fifo; /* SPI_RX_FIFO_0 register */
#endif
};
#ifdef CONFIG_USE_SLINK
/* COMMAND */
#define SPI_CMD_ENB (1 << 31)
#define SPI_CMD_GO (1 << 30)
#define SPI_CMD_M_S (1 << 28)
#define SPI_CMD_CK_SDA (1 << 21)
#define SPI_CMD_CS_POL (1 << 13)
#define SPI_CMD_CS_VAL (1 << 12)
#define SPI_CMD_CS_SOFT (1 << 11)
#define SPI_CMD_BIT_LENGTH (1 << 4)
/* COMMAND2 */
#define SPI_CMD2_TXEN (1 << 30)
#define SPI_CMD2_RXEN (1 << 31)
#define SPI_CMD2_SS_EN (1 << 18)
#define SPI_CMD2_CS_ACTIVE_BETWEEN (1 << 17)
/* STATUS */
#define SPI_STAT_BSY (1 << 31)
#define SPI_STAT_RDY (1 << 30)
#define SPI_STAT_ERR (1 << 29)
#define SPI_STAT_RXF_FLUSH (1 << 27)
#define SPI_STAT_TXF_FLUSH (1 << 26)
#define SPI_STAT_RXF_OVF (1 << 25)
#define SPI_STAT_TXF_UNR (1 << 24)
#define SPI_STAT_RXF_EMPTY (1 << 23)
#define SPI_STAT_RXF_FULL (1 << 22)
#define SPI_STAT_TXF_EMPTY (1 << 21)
#define SPI_STAT_TXF_FULL (1 << 20)
#define SPI_STAT_TXF_OVF (1 << 19)
#define SPI_STAT_RXF_UNR (1 << 18)
#define SPI_STAT_CUR_BLKCNT (1 << 15)
/* STATUS2 */
#define SPI_STAT2_RXF_FULL_CNT (1 << 16)
#define SPI_STAT2_TXF_FULL_CNT (1 << 0)
#else /* CONFIG_USE_SFLASH */
#define SPI_CMD_GO (1 << 30)
#define SPI_CMD_ACTIVE_SCLK (1 << 26)
#define SPI_CMD_CK_SDA (1 << 21)
#define SPI_CMD_ACTIVE_SDA (1 << 18)
#define SPI_CMD_CS_POL (1 << 16)
#define SPI_CMD_TXEN (1 << 15)
#define SPI_CMD_RXEN (1 << 14)
#define SPI_CMD_CS_VAL (1 << 13)
#define SPI_CMD_CS_SOFT (1 << 12)
#define SPI_CMD_CS_DELAY (1 << 9)
#define SPI_CMD_CS3_EN (1 << 8)
#define SPI_CMD_CS2_EN (1 << 7)
#define SPI_CMD_CS1_EN (1 << 6)
#define SPI_CMD_CS0_EN (1 << 5)
#define SPI_CMD_BIT_LENGTH (1 << 4)
#define SPI_STAT_BSY (1 << 31)
#define SPI_STAT_RDY (1 << 30)
#define SPI_STAT_RXF_FLUSH (1 << 29)
#define SPI_STAT_TXF_FLUSH (1 << 28)
#define SPI_STAT_RXF_UNR (1 << 27)
#define SPI_STAT_TXF_OVF (1 << 26)
#define SPI_STAT_RXF_EMPTY (1 << 25)
#define SPI_STAT_RXF_FULL (1 << 24)
#define SPI_STAT_TXF_EMPTY (1 << 23)
#define SPI_STAT_TXF_FULL (1 << 22)
#define SPI_STAT_SEL_TXRX_N (1 << 16)
#define SPI_STAT_CUR_BLKCNT (1 << 15)
#endif /* CONFIG_USE_SLINK */
#define SPI_CMD_BIT_LENGTH_MASK 0x0000001F
#define SPI_TIMEOUT 1000
#endif /* _TEGRA_SPI_H_ */
|