summaryrefslogtreecommitdiff
path: root/arch/arm/dts/s5p4418-nanopi2.dts
blob: 4deaf10a1c3eeafb6918116979b6ce704561e262 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
// SPDX-License-Identifier: GPL-2.0+
/*
 * (C) Copyright 2020 Stefan Bosch <stefan_b@posteo.net>
 *
 * (C) Copyright 2017 FriendlyElec Computer Tech. Co., Ltd.
 * (http://www.friendlyarm.com)
 *
 * (C) Copyright 2016 Nexell
 * Youngbok, Park <park@nexell.co.kr>
 */

/dts-v1/;
#include "s5p4418.dtsi"

/ {
	model = "FriendlyElec boards based on Nexell s5p4418";
	cpu-model = "S5p4418";

	compatible = "friendlyelec,nanopi2",
		     "nexell,s5p4418";

	aliases {
		mmc0 = "/mmc@c0069000";
		mmc1 = "/mmc@c0062000";
		i2c0 = "/i2c@c00a4000";
		i2c1 = "/i2c@c00a5000";
		i2c2 = "/i2c@c00a6000";
	};

	mmc0:mmc@c0062000 {
		frequency = <50000000>;
		drive_dly = <0x0>;
		drive_shift = <0x03>;
		sample_dly = <0x00>;
		sample_shift = <0x02>;
		mmcboost = <0>;
		status = "okay";
	};

	mmc2:mmc@c0069000 {
		frequency = <50000000>;
		drive_dly = <0x0>;
		drive_shift = <0x03>;
		sample_dly = <0x00>;
		sample_shift = <0x02>;
		mmcboost = <0>;
		status = "okay";
	};

	/* NanoPi2: Header "CON2", NanoPC-T2: EEPROM (MAC-Addr.) and Audio */
	i2c0:i2c@c00a4000 {
		status ="okay";
	};

	/* NanoPi2: Header "CON2" and HDMI, NanoPC-T2: HDMI */
	i2c1:i2c@c00a5000 {
		status ="okay";
	};

	/* NanoPi2: LCD interface, NanoPC-T2: LCD, LVDS and MIPI interfaces */
	i2c2:i2c@c00a6000 {
		status ="okay";
	};

	dp0:dp@c0102800 {
		status = "okay";
		module = <0>;
		lcd-type = "lvds";

		dp-device {
			format = <0>;	/* 0:VESA, 1:JEIDA */
		};

		dp-sync {
			h_active_len = <1024>;
			h_front_porch = <84>;
			h_back_porch = <84>;
			h_sync_width = <88>;
			h_sync_invert = <0>;
			v_active_len = <600>;
			v_front_porch = <10>;
			v_back_porch = <10>;
			v_sync_width = <20>;
			v_sync_invert = <0>;
		};

		dp-ctrl {
			clk_src_lv0 = <3>;
			clk_div_lv0 = <16>;
			clk_src_lv1 = <7>;
			clk_div_lv1 = <1>;
			out_format = <2>;
		};

		dp-planes {
			layer_top {
				screen_width = <1024>;
				screen_height = <600>;
				back_color = <0x0>;
			};

			layer_1 {	/* RGB 1 */
				width = <1024>;
				height = <600>;
				format = <0x06530000>;
				pixel_byte = <4>;
			};
		};
	};
};