summaryrefslogtreecommitdiff
path: root/arch/arm/dts/rk3399-gru-bob.dts
blob: e6c1c94c8d69c5e4be895b4d91d7ec38c3c37f22 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Google Gru-Bob Rev 4+ board device tree source
 *
 * Copyright 2018 Google, Inc
 */

/dts-v1/;
#include "rk3399-gru-chromebook.dtsi"

/ {
	model = "Google Bob";
	compatible = "google,bob-rev13", "google,bob-rev12",
		     "google,bob-rev11", "google,bob-rev10",
		     "google,bob-rev9", "google,bob-rev8",
		     "google,bob-rev7", "google,bob-rev6",
		     "google,bob-rev5", "google,bob-rev4",
		     "google,bob", "google,gru", "rockchip,rk3399";

	edp_panel: edp-panel {
		compatible = "boe,nv101wxmn51";
		backlight = <&backlight>;
		power-supply = <&pp3300_disp>;

		port {
			panel_in_edp: endpoint {
				remote-endpoint = <&edp_out_panel>;
			};
		};
	};
};

&ap_i2c_ts {
	touchscreen: touchscreen@10 {
		compatible = "elan,ekth3500";
		reg = <0x10>;
		interrupt-parent = <&gpio3>;
		interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&touch_int_l &touch_reset_l>;
		reset-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
	};
};

&ap_i2c_tp {
	trackpad: trackpad@15 {
		compatible = "elan,ekth3000";
		reg = <0x15>;
		interrupt-parent = <&gpio1>;
		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&trackpad_int_l>;
		wakeup-source;
	};
};

&backlight {
	pwms = <&cros_ec_pwm 0>;
};

&cpu_alert0 {
	temperature = <65000>;
};

&cpu_alert1 {
	temperature = <70000>;
};

&spi0 {
	status = "okay";

	cr50@0 {
		compatible = "google,cr50";
		reg = <0>;
		interrupt-parent = <&gpio0>;
		interrupts = <5 IRQ_TYPE_EDGE_RISING>;
		pinctrl-names = "default";
		pinctrl-0 = <&h1_int_od_l>;
		spi-max-frequency = <800000>;
	};
};

&pinctrl {
	tpm {
		h1_int_od_l: h1-int-od-l {
			rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};
};