summaryrefslogtreecommitdiff
path: root/arch/arm/dts/r8a77960-ulcb-u-boot.dts
blob: 1e9e8b87d58d7665d4695c1b5a3df0fa65e2d95b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source extras for U-Boot for the ULCB board
 *
 * Copyright (C) 2018 Marek Vasut <marek.vasut@gmail.com>
 */

#include "r8a77960-ulcb.dts"
#include "r8a77960-u-boot.dtsi"

/ {
	cpld {
		compatible = "renesas,ulcb-cpld";
		status = "okay";
		gpio-sck = <&gpio6 8 0>;
		gpio-mosi = <&gpio6 7 0>;
		gpio-miso = <&gpio6 10 0>;
		gpio-sstbz = <&gpio2 3 0>;
	};

	sysinfo {
		compatible = "renesas,rcar-sysinfo";
		i2c-eeprom = <&sysinfo_eeprom>;
		u-boot,dm-pre-reloc;
	};
};

&i2c_dvfs {
	u-boot,dm-pre-reloc;

	sysinfo_eeprom: eeprom@50 {
		compatible = "rohm,br24t01", "atmel,24c01";
		reg = <0x50>;
		pagesize = <8>;
		u-boot,dm-pre-reloc;
		status = "okay";
	};
};

&rpc {
	reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0x04000000>;
	status = "disabled";
};

&sdhi0 {
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr104;
	max-frequency = <208000000>;
};

&sdhi2 {
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	mmc-hs400-1_8v;
	max-frequency = <200000000>;
};

&vcc_sdhi0 {
	u-boot,off-on-delay-us = <20000>;
};