From a9a84480f4ccba1eb75c5ca6eb1ff33e8e25fdc4 Mon Sep 17 00:00:00 2001 From: Lokesh Vutla Date: Fri, 8 Mar 2019 11:47:34 +0530 Subject: arm: k3: Add support for updating msmc dt node Certain parts of msmc sram can be used by DMSC or can be marked as L3 cache. Since the available size can vary, changing DT every time the size varies might be painful. So, query this information using TISCI cmd and fixup the DT for kernel. Fixing up DT does the following: - Create a sram node if not available - update the reg property with available size - update ranges property - loop through available sub nodes and delete it if: - mentioned size is out if available range - subnode represents l3 cache or dmsc usage. Signed-off-by: Lokesh Vutla --- arch/arm/mach-k3/include/mach/sys_proto.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) (limited to 'arch/arm/mach-k3/include') diff --git a/arch/arm/mach-k3/include/mach/sys_proto.h b/arch/arm/mach-k3/include/mach/sys_proto.h index 6c773ac7b6..018725b4d1 100644 --- a/arch/arm/mach-k3/include/mach/sys_proto.h +++ b/arch/arm/mach-k3/include/mach/sys_proto.h @@ -11,5 +11,5 @@ void sdelay(unsigned long loops); u32 wait_on_value(u32 read_bit_mask, u32 match_value, void *read_addr, u32 bound); struct ti_sci_handle *get_ti_sci_handle(void); - +int fdt_fixup_msmc_ram(void *blob, char *parent_path, char *node_name); #endif -- cgit v1.2.3