summaryrefslogtreecommitdiff
path: root/cpu/mpc86xx
AgeCommit message (Expand)Author
2009-04-28Replace __attribute references with __attribute__Peter Tyser
2009-04-0186xx: Cleanup MP supportKumar Gala
2009-02-1686xx: Update CPU info output on bootupPeter Tyser
2009-02-1686xx: Reset updatePeter Tyser
2009-02-10mpc86xx: Add support to populate addr map based on BATsBecky Bruce
2009-01-12MPC86xx: fix build warningsWolfgang Denk
2008-12-19mpc8[56]xx: Put localbus clock in sysinfo and gdTrent Piepho
2008-12-19mpc86xx: Double local bus clock dividerTrent Piepho
2008-12-19mpc8xxx: LCRR[CLKDIV] is sometimes five bitsTrent Piepho
2008-12-19mpc8[56]xx: Put localbus clock in device treeTrent Piepho
2008-12-16Coding style cleanup, update CHANGELOG.Wolfgang Denk
2008-12-14Fix new found CFG_Jean-Christophe PLAGNIOL-VILLARD
2008-12-06Update U-Boot's build timestamp on every compilePeter Tyser
2008-11-10mpc8641: Support 36-bit physical addressingBecky Bruce
2008-11-10mpc8641: Change 32-bit memory mapBecky Bruce
2008-11-10mpc86xx: Change early FLASH mapping to 1M at CONFIG_MONITOR_BASE_EARLYBecky Bruce
2008-11-10mpc86xx: Use SRR0/1/rfi to enable address translation, not blrBecky Bruce
2008-11-10mpc86xx: Move setup_bats into cpu_init_fBecky Bruce
2008-11-04powerpc: change 86xx SMP boot methodBecky Bruce
2008-11-03powerpc 86xx: Handle CCSR relocation earlierBecky Bruce
2008-10-3086xx: remove the redundant r2 global data pointer saveDave Liu
2008-10-3086xx: remove the unused code for 86xx familyDave Liu
2008-10-3086xx: Move the clear_tlbs before MMU turn onDave Liu
2008-10-18rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD
2008-10-1874xx/7xx/86xx: Rename flush_data_cache to flush_dcache to match 85xx versionKumar Gala
2008-10-13mpc86xx: use r4 instead of r2 in lock_ram_in_cache and unlock_ram_in_cacheNick Spence
2008-10-1386xx: remove redudant code with lib_ppc/interrupts.cKumar Gala
2008-09-02Pass in tsec_info struct through tsec_initializeAndy Fleming
2008-08-28FSL DDR: Remove duplicate setting of cs0_bnds register on 86xx.Kumar Gala
2008-08-27FSL DDR: Remove old SPD support from cpu/mpc86xxKumar Gala
2008-08-27FSL DDR: Add 86xx specific register settingKumar Gala
2008-08-27FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala
2008-08-21fdt: rework fdt_fixup_ethernet() to use env instead of bd_tKumar Gala
2008-08-19Clean up usage of icache_disable/dcache_disableKumar Gala
2008-08-11POWERPC 86xx: Move BAT setup code to CBecky Bruce
2008-07-148xxx-fdt: set ns16550 clock from CFG_NS16550_CLK, not bi_busfreqPaul Gortmaker
2008-07-11Fix some more print() format errors.Wolfgang Denk
2008-07-10Merge commit 'wd/master'Jon Loeliger
2008-07-10Minor coding style cleanup; update CHANGELOGWolfgang Denk
2008-07-07Feed the watchdog in u-boot for 8610 board.Jason Jin
2008-07-06Add mechanisms for CPU and board-specific Ethernet initializationBen Warren
2008-06-11Merge branch 'master' of git://www.denx.de/git/u-boot-mpc85xxWolfgang Denk
2008-06-1185xx/86xx: Move to dynamic mgmt of LAWsKumar Gala
2008-06-06MPC86xx: Change traps.c to not reference non-addressable memoryBecky Bruce
2008-06-03PPC: 86xx Add bat registers to reginfo commandBecky Bruce
2008-05-21Big white-space cleanup.Wolfgang Denk
2008-05-097450 and 86xx L2 cache invalidate bug correctionsWheatley Travis
2008-04-30Fix calculation of I2C clock for some 86xx chipsTimur Tabi
2008-04-2985xx/86xx: Rename ext_refrec to timing_cfg_3 to match docsKumar Gala
2008-03-26Update SVR numbers to expand supportAndy Fleming
generated by cgit v1.2.3 (git 2.0.4) at 2024-11-05 13:49:54 +0000