Revert "Add support for a bios-base device tree/flashmap setting"

This reverts commit 8e93aec313c2807704b14fbd21123a9ffc86a087.

The bios-base setting has been deprecated.

BUG=None
TEST=Built and booted on Stumpy.

Change-Id: I792761ac44763b06bf1d3abb4db8e9e1a3f113c5
Signed-off-by: Gabe Black <gabeblack@google.com>
Reviewed-on: http://gerrit.chromium.org/gerrit/8823
Reviewed-by: Stefan Reinauer <reinauer@google.com>

2 files changed, 9 insertions, 27 deletions

diff --git a/lib/chromeos/fdt_decode.c b/lib/chromeos/fdt_decode.c
index 203b10605e..5c93dcdf89 100644
--- a/lib/chromeos/fdt_decode.c
+++ b/lib/chromeos/fdt_decode.c
@@ -72,29 +72,23 @@ static int decode_fmap_entry(const void *blob, int offset, const char *base,
 	return 0;
 }
 
-static int decode_int_property(const void *blob, int offset, const char *name,
+static int decode_block_lba(const void *blob, int offset, const char *path,
 		uint64_t *out)
 {
 	int length;
 	uint32_t *property;
 
-	property = (uint32_t *)fdt_getprop(blob, offset, name, &length);
-	if (!property || length < 1) {
-		VBDEBUG(PREFIX "failed to load int %s\n", name);
-		return -FDT_ERR_MISSING;
-	}
-	*out = fdt32_to_cpu(*property);
-	return 0;
-}
-
-static int decode_block_lba(const void *blob, int offset, const char *path,
-		uint64_t *out)
-{
 	offset = relpath_offset(blob, offset, path);
 	if (offset < 0)
 		return offset;
 
-	return decode_int_property(blob, offset, "block-lba", out);
+	property = (uint32_t *)fdt_getprop(blob, offset, "block-lba", &length);
+	if (!property) {
+		VBDEBUG(PREFIX "failed to load LBA '%s/block-lba'\n", path);
+		return -FDT_ERR_MISSING;
+	}
+	*out = fdt32_to_cpu(*property);
+	return 0;
 }
 
 int decode_firmware_entry(const char *blob, int fmap_offset, const char *name,
@@ -122,10 +116,6 @@ int fdt_decode_twostop_fmap(const void *blob, struct twostop_fmap *config)
 		VBDEBUG(PREFIX "chromeos,flashmap node is missing\n");
 		return fmap_offset;
 	}
-	if (decode_int_property(blob, fmap_offset, "bios-base",
-			&config->firmware_base)) {
-		config->firmware_base = 0;
-	}
 	err = decode_firmware_entry(blob, fmap_offset, "rw-a",
 			&config->readwrite_a);
 	err |= decode_firmware_entry(blob, fmap_offset, "rw-b",
diff --git a/lib/chromeos/firmware_storage_spi.c b/lib/chromeos/firmware_storage_spi.c
index e1a34c0cbc..26e01046db 100644
--- a/lib/chromeos/firmware_storage_spi.c
+++ b/lib/chromeos/firmware_storage_spi.c
@@ -11,7 +11,6 @@
 /* Implementation of firmware storage access interface for SPI */
 
 #include <common.h>
-#include <libfdt.h>
 #include <malloc.h>
 #include <spi_flash.h>
 #include <chromeos/common.h>
@@ -26,8 +25,6 @@
 # define CONFIG_SF_DEFAULT_MODE		SPI_MODE_3
 #endif
 
-DECLARE_GLOBAL_DATA_PTR;
-
 /*
  * Check the right-exclusive range [offset:offset+*count_ptr), and adjust
  * value pointed by <count_ptr> to form a valid range when needed.
@@ -55,8 +52,6 @@ static int read_spi(firmware_storage_t *file, uint32_t offset, uint32_t count,
 {
 	struct spi_flash *flash = file->context;
 
-	offset += file->firmware_base;
-
 	if (border_check(flash, offset, count))
 		return -1;
 
@@ -113,8 +108,6 @@ static int write_spi(firmware_storage_t *file, uint32_t offset, uint32_t count,
 	uint32_t k, n;
 	int status, ret = -1;
 
-	offset += file->firmware_base;
-
 	/* We will erase <n> bytes starting from <k> */
 	k = offset;
 	n = count;
@@ -166,7 +159,7 @@ static int close_spi(firmware_storage_t *file)
 	return 0;
 }
 
-int firmware_storage_open_spi(firmware_storage_t *file, uint64_t firmware_base)
+int firmware_storage_open_spi(firmware_storage_t *file)
 {
 	const unsigned int bus = 0;
 	const unsigned int cs = 0;
@@ -179,7 +172,6 @@ int firmware_storage_open_spi(firmware_storage_t *file, uint64_t firmware_base)
 		return -1;
 	}
 
-	file->firmware_base = firmware_base;
 	file->read = read_spi;
 	file->write = write_spi;
 	file->close = close_spi;