Patch by Kurt Stremerch, 28 May 2004:

Add support for Exys XSEngine board

Some code cleanup.

3 files changed, 185 insertions, 2 deletions

diff --git a/include/configs/omap1610h2.h b/include/configs/omap1610h2.h
index b2b0fe721bc..94af0b29481 100644
--- a/include/configs/omap1610h2.h
+++ b/include/configs/omap1610h2.h
@@ -150,7 +150,7 @@
 #define PHYS_FLASH_1_BM0	0x0C000000	/* Flash Bank #1 if booting from RAM */
 
 #ifdef CONFIG_CS_AUTOBOOT			/* Determine CS assignment in runtime */
-				
+
 #ifndef __ASSEMBLY__
 extern unsigned long omap_flash_base;		/* set in flash__init */
 #endif
diff --git a/include/configs/omap1610inn.h b/include/configs/omap1610inn.h
index cbf828c56be..94fbac61199 100644
--- a/include/configs/omap1610inn.h
+++ b/include/configs/omap1610inn.h
@@ -155,7 +155,7 @@
 #define PHYS_FLASH_1_BM0	0x0C000000	/* Flash Bank #1 if booting from RAM */
 
 #ifdef CONFIG_CS_AUTOBOOT			/* Determine CS assignment in runtime */
-				
+
 #ifndef __ASSEMBLY__
 extern unsigned long omap_flash_base;		/* set in flash__init */
 #endif
diff --git a/include/configs/xsengine.h b/include/configs/xsengine.h
new file mode 100644
index 00000000000..87d2c942d76
--- /dev/null
+++ b/include/configs/xsengine.h
@@ -0,0 +1,183 @@
+/*
+ * (C) Copyright 2002
+ * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
+ *
+ * (C) Copyright 2002
+ * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
+ * Marius Groeger <mgroeger@sysgo.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * If we are developing, we might want to start armboot from ram
+ * so we MUST NOT initialize critical regs like mem-timing ...
+ */
+#define CONFIG_INIT_CRITICAL				/* undef for developing */
+
+/* High Level Configuration Options */
+#define CONFIG_PXA250			1		/* This is an PXA250 CPU    */
+#define CONFIG_XSENGINE			1
+#define CONFIG_MMC			1
+#define BOARD_POST_INIT			1
+#undef  CONFIG_USE_IRQ					/* we don't need IRQ/FIQ stuff */
+#define CFG_HZ				3686400		/* incrementer freq: 3.6864 MHz */
+
+#undef  CONFIG_USE_IRQ					/* we don't need IRQ/FIQ stuff */
+#define CFG_HZ				3686400		/* incrementer freq: 3.6864 MHz */
+#define CFG_CPUSPEED			0x161           /* set core clock to 400/200/100 MHz */
+
+#define CONFIG_NR_DRAM_BANKS		1		/* we have 1 bank of DRAM */
+#define PHYS_SDRAM_1			0xa0000000	/* SDRAM Bank #1 */
+#define PHYS_SDRAM_1_SIZE		0x04000000	/* 64 MB */
+#define PHYS_SDRAM_2			0xa4000000	/* SDRAM Bank #2 */
+#define PHYS_SDRAM_2_SIZE		0x00000000	/* 0 MB */
+#define PHYS_SDRAM_3			0xa8000000	/* SDRAM Bank #3 */
+#define PHYS_SDRAM_3_SIZE		0x00000000	/* 0 MB */
+#define PHYS_SDRAM_4			0xac000000	/* SDRAM Bank #4 */
+#define PHYS_SDRAM_4_SIZE		0x00000000	/* 0 MB */
+#define CFG_DRAM_BASE			0xa0000000
+#define CFG_DRAM_SIZE			0x04000000
+
+/* FLASH organization */
+#define CFG_MAX_FLASH_BANKS		1		/* max number of memory banks           */
+#define CFG_MAX_FLASH_SECT		128		/* max number of sectors on one chip    */
+#define PHYS_FLASH_1			0x00000000	/* Flash Bank #1 */
+#define PHYS_FLASH_2			0x00000000	/* Flash Bank #2 */
+#define PHYS_FLASH_SECT_SIZE		0x00020000	/* 127 KB sectors */
+#define CFG_FLASH_BASE			PHYS_FLASH_1
+#define CFG_JFFS2_NUM_BANKS		1
+#define CFG_JFFS2_FIRST_BANK		0
+#define CFG_JFFS_CUSTOM_PART		1
+
+/* Environment settings */
+#define CONFIG_ENV_OVERWRITE
+#define CFG_ENV_IS_IN_FLASH             1
+#define CFG_ENV_ADDR                    (PHYS_FLASH_1 + 0x40000)	/* Addr of Environment Sector (after monitor)*/
+#define CFG_ENV_SECT_SIZE               PHYS_FLASH_SECT_SIZE		/* Size of the Environment Sector */
+#define CFG_ENV_SIZE                    0x4000				/* 16kB Total Size of Environment Sector */
+
+/* timeout values are in ticks */
+#define CFG_FLASH_ERASE_TOUT		(75*CFG_HZ) 	/* Timeout for Flash Erase */
+#define CFG_FLASH_WRITE_TOUT		(50*CFG_HZ) 	/* Timeout for Flash Write */
+
+/* Size of malloc() pool */
+#define CFG_MALLOC_LEN			(CFG_ENV_SIZE + 256*1024)
+#define CFG_GBL_DATA_SIZE		128		/* size in bytes reserved for initial data */
+
+/* Hardware drivers */
+#define CONFIG_DRIVER_SMC91111
+#define CONFIG_SMC91111_BASE		0x04000300
+#define CONFIG_SMC_USE_32_BIT 		1
+
+/* select serial console configuration */
+#define CONFIG_FFUART			1
+
+/* allow to overwrite serial and ethaddr */
+#define CONFIG_BAUDRATE			115200
+#define CONFIG_COMMANDS			(CONFIG_CMD_DFL | CFG_CMD_MMC | CFG_CMD_FAT | CFG_CMD_PING | CFG_CMD_JFFS2)
+
+/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
+#include <cmd_confdefs.h>
+
+#define CONFIG_BOOTDELAY		3
+#define CONFIG_ETHADDR			FF:FF:FF:FF:FF:FF
+#define CONFIG_NETMASK			255.255.255.0
+#define CONFIG_IPADDR			192.168.1.50
+#define CONFIG_SERVERIP			192.168.1.2
+#define CONFIG_BOOTARGS			"root=/dev/mtdblock2 rootfstype=jffs2 console=ttyS1,115200"
+#define CONFIG_CMDLINE_TAG
+
+/* Miscellaneous configurable options */
+#define CFG_HUSH_PARSER			1
+#define CFG_PROMPT_HUSH_PS2		"> "
+#define CFG_LONGHELP								/* undef to save memory	*/
+#define CFG_PROMPT			"XS-Engine u-boot> "			/* Monitor Command Prompt */
+#define CFG_CBSIZE			256					/* Console I/O Buffer Size */
+#define CFG_PBSIZE			(CFG_CBSIZE+sizeof(CFG_PROMPT)+16) 	/* Print Buffer Size */
+#define CFG_MAXARGS			16					/* max number of command args */
+#define CFG_BARGSIZE			CFG_CBSIZE				/* Boot Argument Buffer Size */
+#define CFG_MEMTEST_START		0xA0400000				/* memtest works on     */
+#define CFG_MEMTEST_END			0xA0800000				/* 4 ... 8 MB in DRAM   */
+#undef  CFG_CLKS_IN_HZ          						/* everything, incl board info, in Hz */
+#define CFG_BAUDRATE_TABLE		{ 9600, 19200, 38400, 57600, 115200 }	/* valid baudrates */
+#define CFG_MMC_BASE			0xF0000000
+#define CFG_LOAD_ADDR           	0xA0000000				/* load kernel to this address   */
+
+/* Stack sizes - The stack sizes are set up in start.S using the settings below */
+#define CONFIG_STACKSIZE		(128*1024)	/* regular stack */
+#ifdef  CONFIG_USE_IRQ
+#define CONFIG_STACKSIZE_IRQ		(4*1024)	/* IRQ stack */
+#define CONFIG_STACKSIZE_FIQ		(4*1024)	/* FIQ stack */
+#endif
+
+/* GP set register */
+#define CFG_GPSR0_VAL			0x0000A000	/* CS1, PROG(FPGA) */
+#define CFG_GPSR1_VAL			0x00020000	/* nPWE */
+#define CFG_GPSR2_VAL			0x0000C000	/* CS2, CS3 */
+
+/* GP clear register */
+#define CFG_GPCR0_VAL			0x00000000
+#define CFG_GPCR1_VAL			0x00000000
+#define CFG_GPCR2_VAL			0x00000000
+
+/* GP direction register */
+#define CFG_GPDR0_VAL			0x0000A000	/* CS1, PROG(FPGA) */
+#define CFG_GPDR1_VAL			0x00022A80	/* nPWE, FFUART + BTUART pins */
+#define CFG_GPDR2_VAL			0x0000C000  	/* CS2, CS3 */
+
+/* GP rising edge detect register */
+#define CFG_GRER0_VAL			0x00000000
+#define CFG_GRER1_VAL			0x00000000
+#define CFG_GRER2_VAL			0x00000000
+
+/* GP falling edge detect register */
+#define CFG_GFER0_VAL			0x00000000
+#define CFG_GFER1_VAL			0x00000000
+#define CFG_GFER2_VAL			0x00000000
+
+/* GP alternate function register */
+#define CFG_GAFR0_L_VAL			0x80000000	/* CS1 */
+#define CFG_GAFR0_U_VAL			0x00000010	/* RDY */
+#define CFG_GAFR1_L_VAL			0x09988050	/* FFUART + BTUART pins */
+#define CFG_GAFR1_U_VAL			0x00000008	/* nPWE */
+#define CFG_GAFR2_L_VAL			0xA0000000  	/* CS2, CS3 */
+#define CFG_GAFR2_U_VAL			0x00000000
+
+#define CFG_PSSR_VAL			0x00000020	/* Power manager sleep status */
+#define CFG_CCCR_VAL			0x00000161	/* 100 MHz memory, 400 MHz CPU  */
+#define CFG_CKEN_VAL			0x000000C0	/* BTUART and FFUART enabled    */
+#define CFG_ICMR_VAL			0x00000000	/* No interrupts enabled        */
+
+/* Memory settings */
+#define CFG_MSC0_VAL			0x25F425F0
+
+/* MDCNFG: SDRAM Configuration Register */
+#define CFG_MDCNFG_VAL			0x000009C9
+
+/* MDREFR: SDRAM Refresh Control Register */
+#define CFG_MDREFR_VAL			0x00018018
+
+/* MDMRS: Mode Register Set Configuration Register */
+#define CFG_MDMRS_VAL			0x00220022
+
+#endif	/* __CONFIG_H */