diff options
| author | Michal Simek <michal.simek@xilinx.com> | 2017-06-28 15:40:32 +0200 |
|---|---|---|
| committer | Michal Simek <michal.simek@xilinx.com> | 2017-08-02 09:11:52 +0200 |
| commit | 926870478d1fd5e8cf6a38716c9cf1ae845435e1 (patch) | |
| tree | 09fc4a1ee621772e02e55248f1a340293cd63ce0 /include/zynqmppl.h | |
| parent | fd1b635c0636a62e109ad1c5bfd009cde078cd98 (diff) | |
arm64: zynqmp: Fix SVD mask for getting chip ID
Mask should start from the first bit - using 0xe is just wrong.
3bits are used that's why 0x7 mask is correct.
This patch is fixing silicon ID code detection. Previous behavior was
that bit0 was completely ignored.
Issue was found on 2eg chip detection.
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Diffstat (limited to 'include/zynqmppl.h')
| -rw-r--r-- | include/zynqmppl.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/include/zynqmppl.h b/include/zynqmppl.h index fb5200ec84..4c8c2f88f0 100644 --- a/include/zynqmppl.h +++ b/include/zynqmppl.h @@ -20,7 +20,7 @@ #define ZYNQMP_CSU_IDCODE_DEVICE_CODE_MASK (0xf << \ ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT) #define ZYNQMP_CSU_IDCODE_SVD_SHIFT 12 -#define ZYNQMP_CSU_IDCODE_SVD_MASK (0xe << ZYNQMP_CSU_IDCODE_SVD_SHIFT) +#define ZYNQMP_CSU_IDCODE_SVD_MASK (0x7 << ZYNQMP_CSU_IDCODE_SVD_SHIFT) extern struct xilinx_fpga_op zynqmp_op; |