summaryrefslogtreecommitdiff
path: root/include/configs/logodl.h
diff options
context:
space:
mode:
authorwdenk <wdenk>2003-06-19 23:04:19 +0000
committerwdenk <wdenk>2003-06-19 23:04:19 +0000
commit52f52c1494eedaeacccad6e2331f4f638b48f5ab (patch)
treeef44c22a2c583fe9b136ae6f38bbb42ef6a71df0 /include/configs/logodl.h
parent48b42616e928ce6eacfe20276a1614e2b27ac4b5 (diff)
Patches by Robert Schwebel, 14 Jun 2003:
- add support for Logotronic DL datalogger board - cleanup serial line after kermit binary download - add debugX macro (debug level support) - update mach-types.h to latest arm.linux.org.uk master list.
Diffstat (limited to 'include/configs/logodl.h')
-rw-r--r--include/configs/logodl.h285
1 files changed, 285 insertions, 0 deletions
diff --git a/include/configs/logodl.h b/include/configs/logodl.h
new file mode 100644
index 00000000000..c018b6b646b
--- /dev/null
+++ b/include/configs/logodl.h
@@ -0,0 +1,285 @@
+/*
+ * (C) Copyright 2003
+ * Robert Schwebel, Pengutronix, r.schwebel@pengutronix.de.
+ *
+ * Configuration for the Logotronic DL board.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+/*
+ * include/configs/logodl.h - configuration options, board specific
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * If we are developing, we might want to start U-Boot from ram
+ * so we MUST NOT initialize critical regs like mem-timing ...
+ */
+#define CONFIG_INIT_CRITICAL /* undef for developing */
+
+/*
+ * High Level Configuration Options
+ * (easy to change)
+ */
+#define CONFIG_PXA250 1 /* This is an PXA250 CPU */
+#define CONFIG_GEALOG 1 /* on a Logotronic GEALOG SG board */
+
+#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
+ /* for timer/console/ethernet */
+/*
+ * Hardware drivers
+ */
+
+/*
+ * select serial console configuration
+ */
+#define CONFIG_FFUART 1 /* we use FFUART */
+
+/* allow to overwrite serial and ethaddr */
+#define CONFIG_ENV_OVERWRITE
+
+#define CONFIG_BAUDRATE 19200
+/*#define CONFIG_MISC_INIT_R 1 / * we have a misc_init_r() function */
+#undef CONFIG_MISC_INIT_R /* FIXME */
+
+#define CONFIG_COMMANDS (CFG_CMD_FLASH|CFG_CMD_MEMORY|CFG_CMD_ENV|CFG_CMD_RUN|CFG_CMD_ASKENV|CFG_CMD_ECHO)
+/* CONFIG_CMD_DFL|CFG_CMD_I2C|CFG_CMD_EEPROM|CFG_CMD_NET|CFG_CMD_JFFS2|CFG_CMD_DHCP) */
+/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
+#include <cmd_confdefs.h>
+
+#define CONFIG_BOOTDELAY 3
+/* #define CONFIG_BOOTARGS "root=/dev/nfs ip=bootp console=ttyS0,19200" */
+#define CONFIG_BOOTARGS "console=ttyS0,19200"
+#define CONFIG_ETHADDR FF:FF:FF:FF:FF:FF
+#define CONFIG_NETMASK 255.255.255.0
+#define CONFIG_IPADDR 192.168.1.56
+#define CONFIG_SERVERIP 192.168.1.2
+#define CONFIG_BOOTCOMMAND "bootm 0x40000"
+#define CONFIG_SHOW_BOOT_PROGRESS
+
+#define CONFIG_CMDLINE_TAG 1
+
+/*
+ * Miscellaneous configurable options
+ */
+
+/*
+ * Size of malloc() pool; this lives below the uppermost 128 KiB which are
+ * used for the RAM copy of the uboot code
+ *
+ */
+#define CFG_MALLOC_LEN (256*1024)
+
+#define CFG_LONGHELP /* undef to save memory */
+#define CFG_PROMPT "uboot> " /* Monitor Command Prompt */
+#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
+#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
+#define CFG_MAXARGS 16 /* max number of command args */
+#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
+
+#define CFG_MEMTEST_START 0x08000000 /* memtest works on */
+#define CFG_MEMTEST_END 0x0800ffff /* 64 KiB */
+
+#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
+
+#define CFG_LOAD_ADDR 0x08000000 /* load kernel to this address */
+
+#define CFG_HZ 3686400 /* incrementer freq: 3.6864 MHz */
+ /* RS: the oscillator is actually 3680130?? */
+
+#define CFG_CPUSPEED 0x141 /* set core clock to 200/200/100 MHz */
+ /* 0101000001 */
+ /* ^^^^^ Memory Speed 99.53 MHz */
+ /* ^^ Run Mode Speed = 2x Mem Speed */
+ /* ^^ Turbo Mode Sp. = 1x Run M. Sp. */
+
+#define CFG_MONITOR_LEN 0x20000 /* 128 KiB */
+
+ /* valid baudrates */
+#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
+
+/*
+ * SMSC91C111 Network Card
+ */
+/*#define CONFIG_DRIVER_SMC91111 1 */
+/*#define CONFIG_SMC91111_BASE 0x10000000 / * chip select 4 */
+/*#undef CONFIG_SMC_USE_32_BIT / * 16 bit bus access */
+/*#undef CONFIG_SMC_91111_EXT_PHY / * we use internal phy */
+/*#undef CONFIG_SHOW_ACTIVITY */
+/*#define CONFIG_NET_RETRY_COUNT 10 / * # of retries */
+
+/*
+ * Stack sizes
+ *
+ * The stack sizes are set up in start.S using the settings below
+ */
+#define CONFIG_STACKSIZE (128*1024) /* regular stack */
+#ifdef CONFIG_USE_IRQ
+#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
+#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
+#endif
+
+/*
+ * Physical Memory Map
+ */
+#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of RAM */
+#define PHYS_SDRAM_1 0x08000000 /* SRAM Bank #1 */
+#define PHYS_SDRAM_1_SIZE (4*1024*1024) /* 4 MB */
+
+#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
+#define PHYS_FLASH_2 0x01000000 /* Flash Bank #2 */
+#define PHYS_FLASH_SIZE (32*1024*1024) /* 32 MB */
+
+#define CFG_DRAM_BASE PHYS_SDRAM_1 /* RAM starts here */
+#define CFG_DRAM_SIZE PHYS_SDRAM_1_SIZE
+
+#define CFG_FLASH_BASE PHYS_FLASH_1
+
+
+/*
+ * GPIO settings
+ *
+ * GP?? == FOOBAR is 0/1
+ */
+
+#define _BIT0 0x00000001
+#define _BIT1 0x00000002
+#define _BIT2 0x00000004
+#define _BIT3 0x00000008
+
+#define _BIT4 0x00000010
+#define _BIT5 0x00000020
+#define _BIT6 0x00000040
+#define _BIT7 0x00000080
+
+#define _BIT8 0x00000100
+#define _BIT9 0x00000200
+#define _BIT10 0x00000400
+#define _BIT11 0x00000800
+
+#define _BIT12 0x00001000
+#define _BIT13 0x00002000
+#define _BIT14 0x00004000
+#define _BIT15 0x00008000
+
+#define _BIT16 0x00010000
+#define _BIT17 0x00020000
+#define _BIT18 0x00040000
+#define _BIT19 0x00080000
+
+#define _BIT20 0x00100000
+#define _BIT21 0x00200000
+#define _BIT22 0x00400000
+#define _BIT23 0x00800000
+
+#define _BIT24 0x01000000
+#define _BIT25 0x02000000
+#define _BIT26 0x04000000
+#define _BIT27 0x08000000
+
+#define _BIT28 0x10000000
+#define _BIT29 0x20000000
+#define _BIT30 0x40000000
+#define _BIT31 0x80000000
+
+
+#define CFG_LED_A_BIT (_BIT18)
+#define CFG_LED_A_SR GPSR0
+#define CFG_LED_A_CR GPCR0
+
+#define CFG_LED_B_BIT (_BIT16)
+#define CFG_LED_B_SR GPSR1
+#define CFG_LED_B_CR GPCR1
+
+
+/* LED A: off, LED B: off */
+#define CFG_GPSR0_VAL (_BIT1+_BIT6+_BIT8+_BIT9+_BIT11+_BIT15+_BIT16+_BIT18)
+#define CFG_GPSR1_VAL (_BIT0+_BIT1+_BIT16+_BIT24+_BIT25 +_BIT7+_BIT8+_BIT9+_BIT11+_BIT13)
+#define CFG_GPSR2_VAL (_BIT14+_BIT15+_BIT16)
+
+#define CFG_GPCR0_VAL 0x00000000
+#define CFG_GPCR1_VAL 0x00000000
+#define CFG_GPCR2_VAL 0x00000000
+
+#define CFG_GPDR0_VAL (_BIT1+_BIT6+_BIT8+_BIT9+_BIT11+_BIT15+_BIT16+_BIT17+_BIT18)
+#define CFG_GPDR1_VAL (_BIT0+_BIT1+_BIT16+_BIT24+_BIT25 +_BIT7+_BIT8+_BIT9+_BIT11+_BIT13)
+#define CFG_GPDR2_VAL (_BIT14+_BIT15+_BIT16)
+
+#define CFG_GAFR0_L_VAL (_BIT22+_BIT24+_BIT31)
+#define CFG_GAFR0_U_VAL (_BIT15+_BIT17+_BIT19+\
+ _BIT20+_BIT22+_BIT24+_BIT26+_BIT29+_BIT31)
+#define CFG_GAFR1_L_VAL (_BIT3+_BIT4+_BIT6+_BIT8+_BIT10+_BIT12+_BIT15+_BIT17+_BIT19+\
+ _BIT20+_BIT23+_BIT24+_BIT27+_BIT28+_BIT31)
+#define CFG_GAFR1_U_VAL (_BIT21+_BIT23+_BIT25+_BIT27+_BIT29+_BIT31)
+#define CFG_GAFR2_L_VAL (_BIT1+_BIT3+_BIT5+_BIT7+_BIT9+_BIT11+_BIT13+_BIT15+_BIT17+\
+ _BIT19+_BIT21+_BIT23+_BIT25+_BIT27+_BIT29+_BIT31)
+#define CFG_GAFR2_U_VAL (_BIT1)
+
+#define CFG_PSSR_VAL (0x20)
+
+/*
+ * Memory settings
+ */
+#define CFG_MSC0_VAL 0x123c2980
+#define CFG_MSC1_VAL 0x123c2661
+#define CFG_MSC2_VAL 0x7ff87ff8
+
+
+/* no sdram/pcmcia here */
+#define CFG_MDCNFG_VAL 0x00000000
+#define CFG_MDREFR_VAL 0x00000000
+#define CFG_MDREFR_VAL_100 0x00000000
+#define CFG_MDMRS_VAL 0x00000000
+
+/* only SRAM */
+#define SXCNFG_SETTINGS 0x00000000
+
+/*
+ * PCMCIA and CF Interfaces
+ */
+
+#define CFG_MECR_VAL 0x00000000
+#define CFG_MCMEM0_VAL 0x00010504
+#define CFG_MCMEM1_VAL 0x00010504
+#define CFG_MCATT0_VAL 0x00010504
+#define CFG_MCATT1_VAL 0x00010504
+#define CFG_MCIO0_VAL 0x00004715
+#define CFG_MCIO1_VAL 0x00004715
+
+
+/*
+ * FLASH and environment organization
+ */
+#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
+#define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
+
+/* timeout values are in ticks */
+#define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
+#define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
+
+/* FIXME */
+#define CFG_ENV_IS_IN_FLASH 1
+#define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x1C000) /* Addr of Environment Sector */
+#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
+
+#endif /* __CONFIG_H */
+