summaryrefslogtreecommitdiff
path: root/include/configs/T102xRDB.h
diff options
context:
space:
mode:
authorJaiprakash Singh <b44839@freescale.com>2015-05-22 15:21:07 +0530
committerYork Sun <yorksun@freescale.com>2015-07-28 14:41:16 -0700
commit7842950f7c05aa9d901308d149ad3d67237bb315 (patch)
treed9cf2448a4e75d77029e9676b319acb1be2bae6d /include/configs/T102xRDB.h
parent1ff10a87c32acf8ec4e8676c4e01dbcc8b255ec3 (diff)
powerpc/T102xRDB: Enable ifc nand ecc encode and decode
IFC nand ecc encode and decode mode are not correctly set in CSOR register during nand initialization.Enable ecc encode/decode in 4-bit mode Signed-off-by: Jaiprakash Singh <b44839@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'include/configs/T102xRDB.h')
-rw-r--r--include/configs/T102xRDB.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/include/configs/T102xRDB.h b/include/configs/T102xRDB.h
index f99663a65ba..b67836c2813 100644
--- a/include/configs/T102xRDB.h
+++ b/include/configs/T102xRDB.h
@@ -395,7 +395,9 @@ unsigned long get_board_ddr_clk(void);
| CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
#define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024)
#elif defined(CONFIG_T1023RDB)
-#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_RAL_3 /* RAL 3Bytes */ \
+#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
+ | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
+ | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
| CSOR_NAND_RAL_3 /* RAL 3Bytes */ \
| CSOR_NAND_PGS_2K /* Page Size = 2K */ \
| CSOR_NAND_SPRZ_128 /* Spare size = 128 */ \