diff options
| author | Dario Binacchi <dariobin@libero.it> | 2020-02-22 14:05:48 +0100 |
|---|---|---|
| committer | Lokesh Vutla <lokeshvutla@ti.com> | 2020-03-03 13:08:14 +0530 |
| commit | 0aff8e261547f761b0c20a75e7cdd59c46d2478b (patch) | |
| tree | a698d7b5828817f9c11134e5e160b8d7fabad99c /drivers/video | |
| parent | cb8680a4b84a2df5897a1870db09054e2217500f (diff) | |
video: omap: fix pixel-per-line bitfield setting
Fix the macro to set the pplmsb field (bit 3) of the RASTER_TIMING_0
register. It is used in order to support up to 2048 pixels per line.
Signed-off-by: Dario Binacchi <dariobin@libero.it>
Diffstat (limited to 'drivers/video')
| -rw-r--r-- | drivers/video/am335x-fb.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/video/am335x-fb.c b/drivers/video/am335x-fb.c index 30543a945b8..eb5add2a20c 100644 --- a/drivers/video/am335x-fb.c +++ b/drivers/video/am335x-fb.c @@ -43,7 +43,7 @@ #define LCDC_DMA_CTRL_BURST_16 0x4 #define LCDC_DMA_CTRL_FIFO_TH(x) (((x) & GENMASK(2, 0)) << 8) /* LCD Timing_0 Register */ -#define LCDC_RASTER_TIMING_0_HORMSB(x) (((((x) >> 4) - 1) & 0x40) >> 4) +#define LCDC_RASTER_TIMING_0_HORMSB(x) ((((x) - 1) & BIT(10)) >> 7) #define LCDC_RASTER_TIMING_0_HORLSB(x) (((((x) >> 4) - 1) & GENMASK(5, 0)) << 4) #define LCDC_RASTER_TIMING_0_HSWLSB(x) ((((x) - 1) & GENMASK(5, 0)) << 10) #define LCDC_RASTER_TIMING_0_HFPLSB(x) ((((x) - 1) & GENMASK(7, 0)) << 16) |