summaryrefslogtreecommitdiff
path: root/configs/rock_defconfig
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2018-04-28 10:45:55 -0400
committerTom Rini <trini@konsulko.com>2018-04-28 10:48:10 -0400
commit37dc72f5a590d6ad63b74b8a3051a85411db9d6a (patch)
tree08271b1e449d20917905bbccac563a0fa3004ce8 /configs/rock_defconfig
parentc4f668320a2a8fe65de259917fc9687437f10cd9 (diff)
configs: Resync with savedefconfig
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
Diffstat (limited to 'configs/rock_defconfig')
-rw-r--r--configs/rock_defconfig6
1 files changed, 3 insertions, 3 deletions
diff --git a/configs/rock_defconfig b/configs/rock_defconfig
index 08ca78d03b..00ce9c465a 100644
--- a/configs/rock_defconfig
+++ b/configs/rock_defconfig
@@ -5,9 +5,6 @@ CONFIG_ARCH_ROCKCHIP=y
CONFIG_SYS_TEXT_BASE=0x60000000
CONFIG_SYS_MALLOC_F_LEN=0x2000
CONFIG_ROCKCHIP_RK3188=y
-CONFIG_TIMER=y
-CONFIG_SPL_TIMER=y
-CONFIG_ROCKCHIP_TIMER=y
CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
CONFIG_TARGET_ROCK=y
CONFIG_SPL_STACK_R_ADDR=0x60080000
@@ -51,6 +48,9 @@ CONFIG_DEBUG_UART_BASE=0x20064000
CONFIG_DEBUG_UART_CLOCK=24000000
CONFIG_DEBUG_UART_SHIFT=2
CONFIG_SYSRESET=y
+CONFIG_TIMER=y
+CONFIG_SPL_TIMER=y
+CONFIG_ROCKCHIP_TIMER=y
CONFIG_USB=y
CONFIG_ROCKCHIP_USB2_PHY=y
CONFIG_SPL_TINY_MEMSET=y