summaryrefslogtreecommitdiff
path: root/board
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2011-08-16 11:47:57 -0700
committerSimon Glass <sjg@chromium.org>2011-08-29 10:59:38 -0700
commit102f460b3bf7843860cb0ed596948946462c381a (patch)
tree5541ccdaae39168031c9867c2fc3d5a7ad906b48 /board
parent99384bd7413b217df6bf4a792a140d82b473a0a0 (diff)
fdt: Change Seaboard's NAND flash address
Using flash@0 makes it use the same mode as the Chrome OS SPI flash. We add an address here so that it becomes a separate node. BUG=chromium-os:17062 TEST=build and boot on Seaboard Change-Id: Ia36e28b6b559e758d98351a3b5c498cf8d0792a7 Reviewed-on: http://gerrit.chromium.org/gerrit/6425 Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'board')
-rw-r--r--board/nvidia/seaboard/tegra2-seaboard.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/nvidia/seaboard/tegra2-seaboard.dts b/board/nvidia/seaboard/tegra2-seaboard.dts
index 1e74e6fc97..e9364a4371 100644
--- a/board/nvidia/seaboard/tegra2-seaboard.dts
+++ b/board/nvidia/seaboard/tegra2-seaboard.dts
@@ -198,7 +198,7 @@
00 00 00 00 00 00 00 00];
};
- flash@0 {
+ flash@0x70008000 {
compatible = "hynix,HY27UF4G2B", "nand-flash";
controller = <&nand>;