summaryrefslogtreecommitdiff
path: root/board/variscite/dart_6ul/MAINTAINERS
diff options
context:
space:
mode:
authorParthiban Nallathambi <parthitce@gmail.com>2019-04-18 00:04:09 +0200
committerStefano Babic <sbabic@denx.de>2019-04-25 19:16:24 +0200
commitd8d33b6d4dd2ecd2ea2a3d3ece9e22528d8fd15c (patch)
tree9e5870f0b8e7e6e24d71e15dc8316d35e555d21f /board/variscite/dart_6ul/MAINTAINERS
parentb3cf86c86bf00d7d3ee9bc7ecb0819105b641c89 (diff)
imx: Add variscite DART-6UL Evaluation Kit
Port for the DART-6UL Evaluation Kit SBC. Based on the variscite DART-6UL iMX6ULL SoM. CPU: Freescale i.MX6ULL rev1.1 900 MHz (running at 396 MHz) CPU: Commercial temperature grade (0C to 95C) at 43C Reset cause: POR Model: Variscite DART-6UL Evaluation Kit Board: Variscite DART-6UL Evaluation Kit DRAM: 512 MiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 In: serial@02020000 Out: serial@02020000 Err: serial@02020000 Net: FEC0 Working: - Eth0 - i2c - MMC/SD - eMMC - USB host - UART 1 Note: LCDIF porting needs DM_VIDEO https://lists.denx.de/pipermail/u-boot/2019-April/365506.html Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>
Diffstat (limited to 'board/variscite/dart_6ul/MAINTAINERS')
-rw-r--r--board/variscite/dart_6ul/MAINTAINERS8
1 files changed, 8 insertions, 0 deletions
diff --git a/board/variscite/dart_6ul/MAINTAINERS b/board/variscite/dart_6ul/MAINTAINERS
new file mode 100644
index 0000000000..339f93fa66
--- /dev/null
+++ b/board/variscite/dart_6ul/MAINTAINERS
@@ -0,0 +1,8 @@
+MX6UL_DART BOARD
+M: Parthiban Nallathambi <parthitce@gmail.com>
+S: Maintained
+F: arch/arm/dts/imx6ull-dart-6ul.dts
+F: arch/arm/dts/imx6ull-dart-6ul.dtsi
+F: board/variscite/dart_6ul/
+F: configs/variscite_dart6ul_defconfig
+F: include/configs/dart_6ul.h