summaryrefslogtreecommitdiff
path: root/board/ti
diff options
context:
space:
mode:
authorVignesh Raghavendra <vigneshr@ti.com>2019-04-22 21:43:33 +0530
committerTom Rini <trini@konsulko.com>2019-05-05 08:48:50 -0400
commitc14f3c31112653f5c5a34b748e9defbd3bc5a8ef (patch)
tree2ade670a2d803e0c6118764da7062fb7f9f02fc3 /board/ti
parentadd4967124f6b212fef4fa8e1e68143b1400c994 (diff)
board: ti: am654: select SYS_DISABLE_DCACHE_OPS for arm64 build
AM654 SoC is IO coherent wrt A53 cores, therefore enable SYS_DISABLE_DCACHE_OPS to avoid cache operations in A53 SPL/U-Boot. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
Diffstat (limited to 'board/ti')
-rw-r--r--board/ti/am65x/Kconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/board/ti/am65x/Kconfig b/board/ti/am65x/Kconfig
index d4b36dbb42..98172c28f5 100644
--- a/board/ti/am65x/Kconfig
+++ b/board/ti/am65x/Kconfig
@@ -11,6 +11,7 @@ config TARGET_AM654_A53_EVM
bool "TI K3 based AM654 EVM running on A53"
select ARM64
select SOC_K3_AM6
+ select SYS_DISABLE_DCACHE_OPS
config TARGET_AM654_R5_EVM
bool "TI K3 based AM654 EVM running on R5"