diff options
| author | Marek Vasut <marex@denx.de> | 2014-09-15 01:27:57 +0200 |
|---|---|---|
| committer | Marek Vasut <marex@denx.de> | 2014-10-06 17:46:50 +0200 |
| commit | 9ca2116ce49449602eb9e2f8a0cafe811bcc3086 (patch) | |
| tree | 61cd055ff4710141c57d53e2d574c433a5176b7d /board/altera | |
| parent | 807abb18f1376bcd674540e374f2ab7503caea51 (diff) | |
arm: socfpga: cache: Define cacheline size
The Cortex-A9 has 32-byte long L1 cachelines. Define this value.
Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Chin Liang See <clsee@altera.com>
Cc: Dinh Nguyen <dinguyen@altera.com>
Cc: Albert Aribaud <albert.u.boot@aribaud.net>
Cc: Tom Rini <trini@ti.com>
Cc: Wolfgang Denk <wd@denx.de>
Cc: Pavel Machek <pavel@denx.de>
Acked-by: Pavel Machek <pavel@denx.de>
Diffstat (limited to 'board/altera')
0 files changed, 0 insertions, 0 deletions