summaryrefslogtreecommitdiff
path: root/arch/powerpc
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2022-10-28 20:27:00 -0400
committerTom Rini <trini@konsulko.com>2022-11-10 09:45:54 -0500
commit22a2283f2de687b30ca257a4b3834f7686fabb56 (patch)
treed61fadb625a6eec525f7c2034b23c1c4986d5ee4 /arch/powerpc
parent3b677dcd9d6b1fcaa9affd2289744756bcda1165 (diff)
powerpc: Migrate SYS_L2_SIZE to Kconfig
Introduce two options, one for each observed L2 cache size, and have the size select'd as needed. Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/powerpc')
-rw-r--r--arch/powerpc/cpu/mpc85xx/Kconfig16
1 files changed, 16 insertions, 0 deletions
diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 27f069a1fb3..7abfe26d35d 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -113,6 +113,7 @@ config TARGET_P1010RDB_PA
select BOARD_LATE_INIT if CHAIN_OF_TRUST
select SUPPORT_SPL
select SUPPORT_TPL
+ select SYS_L2_SIZE_256KB
imply CMD_EEPROM
imply CMD_SATA
imply PANIC_HANG
@@ -123,6 +124,7 @@ config TARGET_P1010RDB_PB
select BOARD_LATE_INIT if CHAIN_OF_TRUST
select SUPPORT_SPL
select SUPPORT_TPL
+ select SYS_L2_SIZE_256KB
imply CMD_EEPROM
imply CMD_SATA
imply PANIC_HANG
@@ -132,6 +134,7 @@ config TARGET_P1020RDB_PC
select SUPPORT_SPL
select SUPPORT_TPL
select ARCH_P1020
+ select SYS_L2_SIZE_256KB
imply CMD_EEPROM
imply CMD_SATA
imply PANIC_HANG
@@ -141,6 +144,7 @@ config TARGET_P1020RDB_PD
select SUPPORT_SPL
select SUPPORT_TPL
select ARCH_P1020
+ select SYS_L2_SIZE_256KB
imply CMD_EEPROM
imply CMD_SATA
imply PANIC_HANG
@@ -150,6 +154,7 @@ config TARGET_P2020RDB
select SUPPORT_SPL
select SUPPORT_TPL
select ARCH_P2020
+ select SYS_L2_SIZE_512KB
imply CMD_EEPROM
imply CMD_SATA
imply SATA_SIL
@@ -1277,6 +1282,17 @@ config SYS_ETVPE_CLK
default 1
endif
+config SYS_L2_SIZE_256KB
+ bool
+
+config SYS_L2_SIZE_512KB
+ bool
+
+config SYS_L2_SIZE
+ int
+ default 262144 if SYS_L2_SIZE_256KB
+ default 524288 if SYS_L2_SIZE_512KB
+
config BACKSIDE_L2_CACHE
bool