summaryrefslogtreecommitdiff
path: root/arch/arm/dts/socfpga_stratix10_socdk.dts
diff options
context:
space:
mode:
authorLey Foon Tan <ley.foon.tan@intel.com>2018-05-18 22:05:35 +0800
committerMarek Vasut <marex@denx.de>2018-05-18 10:30:48 +0200
commit00f7ae6138ad8b9d859a70d022161297b1bb8049 (patch)
tree9b518ca7eaf10583fdc36fb5a7a388a73318e1fe /arch/arm/dts/socfpga_stratix10_socdk.dts
parent5fb033a3368d78cc1d2460cc4db5880398513b26 (diff)
arm: dts: socfpga: stratix10: update dtsi and dts
Update dtsi and dts files for resets, phy node and other properties. Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
Diffstat (limited to 'arch/arm/dts/socfpga_stratix10_socdk.dts')
-rw-r--r--arch/arm/dts/socfpga_stratix10_socdk.dts3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/dts/socfpga_stratix10_socdk.dts b/arch/arm/dts/socfpga_stratix10_socdk.dts
index d5f43a23e7..c6ab0ae992 100644
--- a/arch/arm/dts/socfpga_stratix10_socdk.dts
+++ b/arch/arm/dts/socfpga_stratix10_socdk.dts
@@ -78,8 +78,11 @@
&mmc {
status = "okay";
cap-sd-highspeed;
+ cap-mmc-highspeed;
broken-cd;
bus-width = <4>;
+ drvsel = <3>;
+ smplsel = <0>;
};
&uart0 {