summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMichal Simek <michal.simek@xilinx.com>2021-11-18 13:42:27 +0100
committerMichal Simek <michal.simek@xilinx.com>2022-01-05 10:22:02 +0100
commit87b50f9aeaed91ebdcbb1375ea6523821e8b4510 (patch)
treebbd079010cc9300b53bf649fc107b030ca9a385b
parent19645a11debf54c66e4a782a1fdf04752dfaec60 (diff)
arm64: zynqmp: Add resets to all GEMs
There is a need to get IP out of reset to operate properly. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Link: https://lore.kernel.org/r/041362197e8de8e9c696da64429107505bdc0c73.1637239345.git.michal.simek@xilinx.com
-rw-r--r--arch/arm/dts/zynqmp.dtsi4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/dts/zynqmp.dtsi b/arch/arm/dts/zynqmp.dtsi
index 07d4d4b912..2264a80e33 100644
--- a/arch/arm/dts/zynqmp.dtsi
+++ b/arch/arm/dts/zynqmp.dtsi
@@ -533,6 +533,7 @@
#stream-id-cells = <1>;
iommus = <&smmu 0x874>;
power-domains = <&zynqmp_firmware PD_ETH_0>;
+ resets = <&zynqmp_reset ZYNQMP_RESET_GEM0>;
};
gem1: ethernet@ff0c0000 {
@@ -547,6 +548,7 @@
#stream-id-cells = <1>;
iommus = <&smmu 0x875>;
power-domains = <&zynqmp_firmware PD_ETH_1>;
+ resets = <&zynqmp_reset ZYNQMP_RESET_GEM1>;
};
gem2: ethernet@ff0d0000 {
@@ -561,6 +563,7 @@
#stream-id-cells = <1>;
iommus = <&smmu 0x876>;
power-domains = <&zynqmp_firmware PD_ETH_2>;
+ resets = <&zynqmp_reset ZYNQMP_RESET_GEM2>;
};
gem3: ethernet@ff0e0000 {
@@ -575,6 +578,7 @@
#stream-id-cells = <1>;
iommus = <&smmu 0x877>;
power-domains = <&zynqmp_firmware PD_ETH_3>;
+ resets = <&zynqmp_reset ZYNQMP_RESET_GEM3>;
};
gpio: gpio@ff0a0000 {