index
:
linux-toradex.git
colibri
colibri_vf
tegra
tegra-next
toradex_4.1-2.0.x-imx
toradex_4.1-2.0.x-imx-next
toradex_4.14-2.0.x-imx
toradex_4.14-2.0.x-imx-next
toradex_4.14-2.0.x-imx-rebased
toradex_4.14-2.3.x-imx
toradex_4.19.y
toradex_4.19.y-rt
toradex_4.20.y
toradex_4.9-1.0.x-imx
toradex_4.9-1.0.x-imx-next
toradex_4.9-1.0.x-imx-rebased
toradex_4.9-2.3.x-imx
toradex_4.9-2.3.x-imx-next
toradex_4.9-2.3.x-imx-rebased
toradex_5.0.y
toradex_5.15-2.0.x-imx
toradex_5.15-2.1.x-imx
toradex_5.15-2.2.x-imx
toradex_5.2.y
toradex_5.3.y
toradex_5.4-2.1.x-imx
toradex_5.4-2.3.x-imx
toradex_5.4.y
toradex_6.6-2.0.x-imx
toradex_imx6
toradex_imx_3.10.17_1.0.0_ga
toradex_imx_3.10.17_1.0.0_ga-next
toradex_imx_3.14.28_1.0.0_ga
toradex_imx_3.14.52_1.1.0_ga
toradex_imx_3.14.52_1.1.0_ga-next
toradex_imx_4.1.15_1.0.0_ga
toradex_imx_4.1.15_1.0.0_ga-next
toradex_imx_4.14.78_1.0.0_ga-bring_up
toradex_imx_4.9.123_imx8mm_ga-bring_up
toradex_imx_4.9.51_imx8_beta1-bring_up
toradex_imx_4.9.51_imx8_beta1-bring_up_ov5640
toradex_imx_4.9.51_imx8_beta2-bring_up
toradex_ti-linux-5.10.y_bringup
toradex_ti-linux-6.1.y
toradex_ti-linux-6.6.y
toradex_tk1_l4t_r21.5
toradex_tk1_l4t_r21.6
toradex_tk1_l4t_r21.7
toradex_tk1_l4t_r21.7-next
toradex_vf_3.18
toradex_vf_3.18-next
toradex_vf_4.0
toradex_vf_4.0-next
toradex_vf_4.1
toradex_vf_4.1-next
toradex_vf_4.4
toradex_vf_4.4-next
Linux kernel for Apalis, Colibri and Verdin modules
Toradex
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
i915_reg.h
Age
Commit message (
Expand
)
Author
2018-11-06
drm/i915/icl: Define Plane Input CSC Coefficient Registers
Uma Shankar
2018-11-02
drm/i915/fia: FIA registers offset implementation.
Anusha Srivatsa
2018-11-02
drm/i915: also group device info array helper macros with others
Jani Nikula
2018-11-02
drm/i915: reorder and reindent the register choosing helper wrappers
Jani Nikula
2018-11-02
drm/i915: define _MMIO_PLANE() in terms of _PLANE() not _MMIO_PIPE()
Jani Nikula
2018-11-02
drm/i915: remove palette_offsets from device info in favor of _PICK()
Jani Nikula
2018-11-01
drm/i915/icl: Fix DSS_CTL register names
Anusha Srivatsa
2018-11-01
drm/i915/icl: WaAllowUMDToModifySamplerMode
Oscar Mateo
2018-11-01
drm/i915/icl: Add WaEnable32PlaneMode
Radhakrishna Sripada
2018-11-01
drm/i915/icl: Add DSS_CTL Registers
Anusha Srivatsa
2018-11-01
drm/i915/icl: Add DSI packet payload/header registers
Madhav Chauhan
2018-10-31
drm/i915/icl: Fix the macros for DFLEXDPMLE register bits
Manasi Navare
2018-10-31
drm/i915/dsc: Add slice_row_per_frame in DSC PPS programming
Anusha Srivatsa
2018-10-31
drm/i915/icl: Define DSI timeout registers
Madhav Chauhan
2018-10-29
drm/i915: Move VIDEO_DIP_CTL definitions to their right place.
Dhinakaran Pandiyan
2018-10-29
drm/i915: Fix VIDEO_DIP_CTL bit shifts
Dhinakaran Pandiyan
2018-10-29
drm/i915: Define Intel HDCP2.2 registers
Ramalingam C
2018-10-24
drm/i915/gen11: Program the Y and UV plane for planar mode correctly, v3.
Maarten Lankhorst
2018-10-24
drm/i915/gen11: Program the chroma upsampler for HDR planes.
Maarten Lankhorst
2018-10-24
drm/i915/gen11: Program the scalers correctly for planar formats, v3.
Maarten Lankhorst
2018-10-23
drm/i915/perf: add a parameter to control the size of OA buffer
Lionel Landwerlin
2018-10-22
drm/i915/icl: Define DSI panel programming registers
Madhav Chauhan
2018-10-22
drm/i915/icl: Define TRANS_CONF register for DSI
Madhav Chauhan
2018-10-22
drm/i915/icl: Define DSI transcoder timing registers
Madhav Chauhan
2018-10-22
drm/i915/icl: Define TRANS_DDI_FUNC_CTL DSI registers
Madhav Chauhan
2018-10-22
drm/i915/icl: Define TRANS_DSI_FUNC_CONF register
Madhav Chauhan
2018-10-22
drm/i915/icl: Add macros for MMIO of DSI transcoder registers
Madhav Chauhan
2018-10-16
drm/i915/icl: Fix DDI/TC port clk_off bits
Mahesh Kumar
2018-10-16
drm/i915/icl: Introduce new macros to get combophy registers
Lucas De Marchi
2018-10-16
drm/i915/icl: Combine all port/combophy macros at one place
Mahesh Kumar
2018-10-16
drm/i915/icl: apply Display WA #1178 to fix type C dongles
Lucas De Marchi
2018-10-15
drm/i915: Add YCBCR 4:2:0/4:4:4 support for LSPCON
Shashank Sharma
2018-10-09
drm/i915/icl:Add Wa_1606682166
Anuj Phogat
2018-10-09
drm/i915/icl: Add Wa_1406609255
Radhakrishna Sripada
2018-10-05
drm/i915/psr: Make MASK_DISP_REG_WRITE reserved in PSR_MASK for ICL
José Roberto de Souza
2018-10-02
drm/i915: Add plane alpha blending support, v2.
Maarten Lankhorst
2018-09-26
drm/i915/icl: Define TA_TIMING_PARAM registers
Madhav Chauhan
2018-09-26
drm/i915/icl: Define data/clock lanes dphy timing registers
Madhav Chauhan
2018-09-21
drm/i915: Clean up scaler setup, v2.
Maarten Lankhorst
2018-09-13
drm/i915/skl+: Decode memory bandwidth and parameters
Mahesh Kumar
2018-09-13
drm/i915/bxt: Decode memory bandwidth and parameters
Mahesh Kumar
2018-09-11
drm/i915/icl: Define T_INIT_MASTER registers
Madhav Chauhan
2018-09-04
drm/i915/icl: Fix context RPCS programming
Tvrtko Ursulin
2018-08-28
drm/i915/dsc: Fix PPS register definition macros for 2nd VDSC engine
Manasi Navare
2018-08-24
drm/i915/icl: implement the tc/legacy HPD {dis,}connect flows
Paulo Zanoni
2018-08-22
drm/i915: Rename PLANE_CTL_DECOMPRESSION_ENABLE
Dhinakaran Pandiyan
2018-08-20
drm/i915/icl: Get DDI clock for ICL for MG PLL and TBT PLL
Manasi Navare
2018-08-20
drm/i915/icl: Implement HSDIV_RATIO of MG_CLKTOP2_HSCLKCTL_PORT reg as separa...
Manasi Navare
2018-08-16
drm/i915: remove confusing GPIO vs PCH_GPIO
Lucas De Marchi
2018-08-16
drm/i915: make PCH_GMBUS* definitions private to gvt
Lucas De Marchi
[next]