summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/mips-boards
diff options
context:
space:
mode:
Diffstat (limited to 'arch/mips/include/asm/mips-boards')
-rw-r--r--arch/mips/include/asm/mips-boards/maltaint.h4
-rw-r--r--arch/mips/include/asm/mips-boards/sead3int.h10
2 files changed, 9 insertions, 5 deletions
diff --git a/arch/mips/include/asm/mips-boards/maltaint.h b/arch/mips/include/asm/mips-boards/maltaint.h
index bdd6f392f160..38b06a027437 100644
--- a/arch/mips/include/asm/mips-boards/maltaint.h
+++ b/arch/mips/include/asm/mips-boards/maltaint.h
@@ -10,6 +10,8 @@
#ifndef _MIPS_MALTAINT_H
#define _MIPS_MALTAINT_H
+#include <asm/gic.h>
+
/*
* Interrupts 0..15 are used for Malta ISA compatible interrupts
*/
@@ -61,6 +63,6 @@
#define MSC01E_INT_CPUCTR 11
/* GIC external interrupts */
-#define GIC_INT_I8259A 3
+#define GIC_INT_I8259A GIC_SHARED_TO_HWIRQ(3)
#endif /* !(_MIPS_MALTAINT_H) */
diff --git a/arch/mips/include/asm/mips-boards/sead3int.h b/arch/mips/include/asm/mips-boards/sead3int.h
index a2e0095440fe..59d6c32c7595 100644
--- a/arch/mips/include/asm/mips-boards/sead3int.h
+++ b/arch/mips/include/asm/mips-boards/sead3int.h
@@ -10,6 +10,8 @@
#ifndef _MIPS_SEAD3INT_H
#define _MIPS_SEAD3INT_H
+#include <asm/gic.h>
+
/* SEAD-3 GIC address space definitions. */
#define GIC_BASE_ADDR 0x1b1c0000
#define GIC_ADDRSPACE_SZ (128 * 1024)
@@ -22,9 +24,9 @@
#define CPU_INT_NET 6
/* GIC interrupt offsets */
-#define GIC_INT_NET 0
-#define GIC_INT_UART1 2
-#define GIC_INT_UART0 3
-#define GIC_INT_EHCI 5
+#define GIC_INT_NET GIC_SHARED_TO_HWIRQ(0)
+#define GIC_INT_UART1 GIC_SHARED_TO_HWIRQ(2)
+#define GIC_INT_UART0 GIC_SHARED_TO_HWIRQ(3)
+#define GIC_INT_EHCI GIC_SHARED_TO_HWIRQ(5)
#endif /* !(_MIPS_SEAD3INT_H) */