summaryrefslogtreecommitdiff
path: root/.gitignore
diff options
context:
space:
mode:
authorGeert Uytterhoeven <geert@linux-m68k.org>2014-09-28 10:50:06 +0200
committerBen Hutchings <ben@decadent.org.uk>2014-12-14 16:23:46 +0000
commitb60b67ead386817a7276863d4d8f0efcc7340404 (patch)
treeeb3d79216d764638f4aada41d7bd6c639b7390bf /.gitignore
parentcf1e28c9646eb4f6062b14fdef1317ec856d4274 (diff)
m68k: Disable/restore interrupts in hwreg_present()/hwreg_write()
commit e4dc601bf99ccd1c95b7e6eef1d3cf3c4b0d4961 upstream. hwreg_present() and hwreg_write() temporarily change the VBR register to another vector table. This table contains a valid bus error handler only, all other entries point to arbitrary addresses. If an interrupt comes in while the temporary table is active, the processor will start executing at such an arbitrary address, and the kernel will crash. While most callers run early, before interrupts are enabled, or explicitly disable interrupts, Finn Thain pointed out that macsonic has one callsite that doesn't, causing intermittent boot crashes. There's another unsafe callsite in hilkbd. Fix this for good by disabling and restoring interrupts inside hwreg_present() and hwreg_write(). Explicitly disabling interrupts can be removed from the callsites later. Reported-by: Finn Thain <fthain@telegraphics.com.au> Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org> Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
Diffstat (limited to '.gitignore')
0 files changed, 0 insertions, 0 deletions