1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
/*
* Copyright 2018 NXP
*
* SPDX-License-Identifier: GPL-2.0+
*/
#include <common.h>
#include <errno.h>
#include <asm/io.h>
#include <asm/arch/ddr.h>
#include <asm/arch/clock.h>
#include "ddr4_define.h"
extern unsigned int mr_value[3][7];
void dwc_ddrphy_phyinit_userCustom_E_setDfiClk (unsigned int pstate) {
if (pstate == 1) {
ddr_dbg("C: pstate1 ...\n");
#ifdef PLLBYPASS_250MBPS
dram_enable_bypass(DRAM_BYPASSCLK_250M);
#endif
#ifdef PLLBYPASS_400MBPS
dram_enable_bypass(DRAM_BYPASSCLK_400M);
#endif
} else if (pstate == 2) {
ddr_dbg("C: pstate2 ...\n");
dram_enable_bypass(DRAM_BYPASSCLK_100M);
} else {
ddr_dbg("C: pstate0 ...\n");
dram_pll_init(DRAM_PLL_OUT_600M);
dram_disable_bypass();
}
}
void dwc_ddrphy_phyinit_userCustom_G_waitFwDone(void)
{
wait_ddrphy_training_complete();
}
void dwc_ddrphy_phyinit_userCustom_overrideUserInput (void) {}
void dwc_ddrphy_phyinit_userCustom_A_bringupPower (void) {}
void dwc_ddrphy_phyinit_userCustom_B_startClockResetPhy (void) {}
void dwc_ddrphy_phyinit_userCustom_H_readMsgBlock(unsigned int Train2D) {}
void dwc_ddrphy_phyinit_userCustom_customPostTrain(void) {}
void dwc_ddrphy_phyinit_userCustom_J_enterMissionMode(void) {}
void ddr4_mr_write(unsigned int mr, unsigned int data, unsigned int read, unsigned int rank)
{
unsigned int tmp, mr_mirror, data_mirror;
/* 1. Poll MRSTAT.mr_wr_busy until it is 0. This checks that there is no outstanding MR transaction. No */
/* writes should be performed to MRCTRL0 and MRCTRL1 if MRSTAT.mr_wr_busy = 1. */
do {
tmp = reg32_read(DDRC_MRSTAT(0));
} while (tmp & 0x1);
/* 2. Write the MRCTRL0.mr_type, MRCTRL0.mr_addr, MRCTRL0.mr_rank and (for MRWs) */
/* MRCTRL1.mr_data to define the MR transaction. */
/* (A3, A4), (A5, A6), (A7, A8), (BA0, BA1), (A11, A13), */
tmp = reg32_read(DDRC_DIMMCTL(0));
if ((tmp & 0x2) && (rank == 0x2)) {
mr_mirror = (mr & 0x4) | ((mr & 0x1) << 1) | ((mr & 0x2) >> 1);/* BA0, BA1 swap */
data_mirror = (data & 0x1607) | ((data & 0x8) << 1) | ((data & 0x10) >> 1) | ((data & 0x20) << 1) |
((data & 0x40) >> 1) | ((data & 0x80) << 1) | ((data & 0x100) >> 1) | ((data & 0x800) << 2) | ((data & 0x2000) >> 2) ;
} else {
mr_mirror = mr;
data_mirror = data;
}
reg32_write(DDRC_MRCTRL0(0), read | (mr_mirror << 12) | (rank << 4));
reg32_write(DDRC_MRCTRL1(0), data_mirror);
/* 3. In a separate APB transaction, write the MRCTRL0.mr_wr to 1. This bit is self-clearing, and triggers */
/* the MR transaction. The uMCTL2 then asserts the MRSTAT.mr_wr_busy while it performs the MR */
/* transaction to SDRAM, and no further accesses can be initiated until it is deasserted. */
reg32setbit(DDRC_MRCTRL0(0), 31);
do {
tmp = reg32_read(DDRC_MRSTAT(0));
} while (tmp);
}
|
