blob: ae2907410a913f1ca2c86508053c333a68ee8e07 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
* Copyright (C) 2016 Freescale Semiconductor, Inc.
* Copyright 2017 NXP
*
* SPDX-License-Identifier: GPL-2.0+
*/
/*==========================================================================*/
/*!
* @file sci.h
*
* Header file containing the public System Controller Interface (SCI)
* definitions.
*
*
* @{
*/
/*==========================================================================*/
#ifndef _SC_SCI_H
#define _SC_SCI_H
/* Defines */
/* Includes */
#include <asm/imx-common/sci/types.h>
#include <asm/imx-common/sci/ipc.h>
#include <asm/imx-common/sci/svc/misc/api.h>
#include <asm/imx-common/sci/svc/pad/api.h>
#include <asm/imx-common/sci/svc/pm/api.h>
#include <asm/imx-common/sci/svc/rm/api.h>
#include <asm/imx-common/sci/svc/timer/api.h>
#define SC_IPC_AP_CH0 (MU_BASE_ADDR(0))
#define SC_IPC_AP_CH1 (MU_BASE_ADDR(1))
#define SC_IPC_AP_CH2 (MU_BASE_ADDR(2))
#define SC_IPC_AP_CH3 (MU_BASE_ADDR(3))
#define SC_IPC_AP_CH4 (MU_BASE_ADDR(4))
#define SC_IPC_CH SC_IPC_AP_CH0
/* Types */
/* Functions */
#endif /* _SC_SCI_H */
/**@}*/
|
