summaryrefslogtreecommitdiff
path: root/cpu/arm_cortexa8/omap3/cache.c
diff options
context:
space:
mode:
Diffstat (limited to 'cpu/arm_cortexa8/omap3/cache.c')
-rw-r--r--cpu/arm_cortexa8/omap3/cache.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/cpu/arm_cortexa8/omap3/cache.c b/cpu/arm_cortexa8/omap3/cache.c
index 0d5b444be1..2c8b39f246 100644
--- a/cpu/arm_cortexa8/omap3/cache.c
+++ b/cpu/arm_cortexa8/omap3/cache.c
@@ -44,7 +44,7 @@ void l2_cache_enable(void)
if (get_cpu_rev() >= CPU_3XX_ES20) {
__asm__ __volatile__("mrc p15, 0, %0, c1, c0, 1":"=r"(i));
__asm__ __volatile__("orr %0, %0, #0x2":"=r"(i));
- __asm__ __volatile__("mcr p15, 0, %0, c1, c0, 1":"=r"(i));
+ __asm__ __volatile__("mcr p15, 0, %0, c1, c0, 1"::"r"(i));
} else {
/* Save r0, r12 and restore them after usage */
__asm__ __volatile__("mov %0, r12":"=r"(j));
@@ -74,7 +74,7 @@ void l2_cache_disable(void)
if (get_cpu_rev() >= CPU_3XX_ES20) {
__asm__ __volatile__("mrc p15, 0, %0, c1, c0, 1":"=r"(i));
__asm__ __volatile__("bic %0, %0, #0x2":"=r"(i));
- __asm__ __volatile__("mcr p15, 0, %0, c1, c0, 1":"=r"(i));
+ __asm__ __volatile__("mcr p15, 0, %0, c1, c0, 1"::"r"(i));
} else {
/* Save r0, r12 and restore them after usage */
__asm__ __volatile__("mov %0, r12":"=r"(j));