summaryrefslogtreecommitdiff
path: root/arch/arm/dts/k3-am69-aquila-dev-u-boot.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/dts/k3-am69-aquila-dev-u-boot.dtsi')
-rw-r--r--arch/arm/dts/k3-am69-aquila-dev-u-boot.dtsi135
1 files changed, 135 insertions, 0 deletions
diff --git a/arch/arm/dts/k3-am69-aquila-dev-u-boot.dtsi b/arch/arm/dts/k3-am69-aquila-dev-u-boot.dtsi
new file mode 100644
index 0000000000..faba863f97
--- /dev/null
+++ b/arch/arm/dts/k3-am69-aquila-dev-u-boot.dtsi
@@ -0,0 +1,135 @@
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
+/*
+ * Copyright 2024 Toradex - https://www.toradex.com/
+ */
+
+#include "k3-am69-aquila-dev-binman.dtsi"
+
+/ {
+ chosen {
+ tick-timer = &timer1;
+ };
+};
+
+&cbass_main {
+ bootph-pre-ram;
+};
+
+&cbass_mcu_wakeup {
+ bootph-pre-ram;
+
+ timer1: timer@40400000 {
+ compatible = "ti,omap5430-timer";
+ reg = <0x0 0x40400000 0x0 0x80>;
+ ti,timer-alwon;
+ clock-frequency = <250000000>;
+ bootph-pre-ram;
+ };
+
+ chipid@43000014 {
+ bootph-pre-ram;
+ };
+};
+
+&k3_clks {
+ bootph-pre-ram;
+};
+
+&k3_pds {
+ bootph-pre-ram;
+};
+
+&k3_reset {
+ bootph-pre-ram;
+};
+
+&main_navss {
+ bootph-pre-ram;
+};
+
+&main_pmx0 {
+ bootph-pre-ram;
+};
+
+&main_sdhci0 {
+ bootph-pre-ram;
+};
+
+&main_sdhci1 {
+ bootph-pre-ram;
+};
+
+&main_uart8 {
+ bootph-pre-ram;
+};
+
+&mcu_navss {
+ bootph-pre-ram;
+};
+
+&mcu_ringacc {
+ reg = <0x0 0x2b800000 0x0 0x400000>,
+ <0x0 0x2b000000 0x0 0x400000>,
+ <0x0 0x28590000 0x0 0x100>,
+ <0x0 0x2a500000 0x0 0x40000>,
+ <0x0 0x28440000 0x0 0x40000>;
+ reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg";
+ bootph-pre-ram;
+};
+
+&mcu_udmap {
+ reg = <0x0 0x285c0000 0x0 0x100>,
+ <0x0 0x284c0000 0x0 0x4000>,
+ <0x0 0x2a800000 0x0 0x40000>,
+ <0x0 0x284a0000 0x0 0x4000>,
+ <0x0 0x2aa00000 0x0 0x40000>,
+ <0x0 0x28400000 0x0 0x2000>;
+ reg-names = "gcfg", "rchan", "rchanrt", "tchan",
+ "tchanrt", "rflow";
+ bootph-pre-ram;
+};
+
+&pinctrl_main_uart8 {
+ bootph-pre-ram;
+};
+
+&secure_proxy_main {
+ bootph-pre-ram;
+};
+
+&sms {
+ bootph-pre-ram;
+ k3_sysreset: sysreset-controller {
+ compatible = "ti,sci-sysreset";
+ bootph-pre-ram;
+ };
+};
+
+&usb0 {
+ bootph-pre-ram;
+};
+
+&usbss0 {
+ bootph-pre-ram;
+};
+
+&wkup_gpio0 {
+ bootph-pre-ram;
+};
+
+&wkup_i2c0 {
+ bootph-pre-ram;
+ status = "okay";
+};
+
+&wkup_pmx0 {
+ bootph-pre-ram;
+};
+
+&wkup_pmx1 {
+ bootph-pre-ram;
+};
+
+&wkup_pmx2 {
+ bootph-pre-ram;
+};