summaryrefslogtreecommitdiff
path: root/doc
diff options
context:
space:
mode:
authorRick Chen <rick@andestech.com>2017-11-15 16:03:34 +0800
committerRick Chen <rickchen36@gmail.com>2017-11-30 09:45:29 +0800
commit872cd42e706983b2efa928ec038f1f80d5eb5e87 (patch)
tree4dc6a2d5ac1eefba8f98b04cdc9dc02ab8ce1fb8 /doc
parent6720e4ae7a01afa93b99a8f62b0cc98fe01abc9b (diff)
dt-bindings: spi: Add andestech atcspi200 spi binding doc
Add a document to describe Andestech atcspi200 spi and binding information. Signed-off-by: Rick Chen <rick@andestech.com>
Diffstat (limited to 'doc')
-rw-r--r--doc/device-tree-bindings/spi/spi-atcspi200.txt37
1 files changed, 37 insertions, 0 deletions
diff --git a/doc/device-tree-bindings/spi/spi-atcspi200.txt b/doc/device-tree-bindings/spi/spi-atcspi200.txt
new file mode 100644
index 0000000000..9c0630b500
--- /dev/null
+++ b/doc/device-tree-bindings/spi/spi-atcspi200.txt
@@ -0,0 +1,37 @@
+Andestech ATCSPI200 SPI controller Device Tree Bindings
+-------------------------------------------------------
+ATCSPI200 is a Serial Peripheral Interface (SPI) controller
+which serves as a SPI master or a SPI slave.
+
+It is often be embedded in AE3XX and AE250 platforms.
+
+Required properties:
+- compatible: has to be "andestech,atcspi200".
+- reg: Base address and size of the controllers memory area.
+- #address-cells: <1>, as required by generic SPI binding.
+- #size-cells: <0>, also as required by generic SPI binding.
+- interrupts: Property with a value describing the interrupt number.
+- clocks: Clock phandles (see clock bindings for details).
+- spi-max-frequency: Maximum SPI clocking speed of device in Hz.
+
+Optional properties:
+- num-cs: Number of chip selects used.
+
+Example:
+
+ spi: spi@f0b00000 {
+ compatible = "andestech,atcspi200";
+ reg = <0xf0b00000 0x1000>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ num-cs = <1>;
+ clocks = <&spiclk>;
+ interrupts = <3 4>;
+ flash@0 {
+ compatible = "spi-flash";
+ spi-max-frequency = <50000000>;
+ reg = <0>;
+ spi-cpol;
+ spi-cpha;
+ };
+ };