diff options
| author | Ashish Kumar <Ashish.Kumar@nxp.com> | 2017-08-18 10:54:36 +0530 |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2017-09-11 07:55:36 -0700 |
| commit | c055cee1951a01a3306f54f20bcfb85adf28721a (patch) | |
| tree | b59727a8075cfc4b7375f3686b38581f9de9d466 /README | |
| parent | c8bc3c0c9ff7ce649b2af1416919b50ecf504874 (diff) | |
armv8: fsl-lsch3: Make CCN-504 related code conditional
LS2080 family has CCN-504 cache coherent interconnet. Other SoCs
in LSCH3 family may have differnt interconnect.
Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
[YS: revised commit message]
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'README')
| -rw-r--r-- | README | 4 |
1 files changed, 4 insertions, 0 deletions
@@ -322,6 +322,10 @@ build a config tool - later. Defined For SoC that has cache coherent interconnect CCN-400 + CONFIG_SYS_FSL_HAS_CCN504 + + Defined for SoC that has cache coherent interconnect CCN-504 + The following options need to be configured: - CPU Type: Define exactly one, e.g. CONFIG_MPC85XX. |