diff options
| author | Peng Fan <peng.fan@nxp.com> | 2017-11-22 12:45:01 +0800 |
|---|---|---|
| committer | Peng Fan <peng.fan@nxp.com> | 2017-11-22 12:47:17 +0800 |
| commit | 6dc2bb5d60c217ca1fca4bdd4c1b6c270eeede31 (patch) | |
| tree | 4e6ccd4f7ff591d845811cb2768362ba65752056 | |
| parent | 8d57d373cb26338172d9cd30be7b2a34d69fc0f1 (diff) | |
MLK-16933 imx8m: clock: set NAND_USDHC_BUS_CLK_ROOT to sys pll1 266M
Set NAND_USDHC_BUS_CLK_ROOT to sys pll1 266M
Signed-off-by: Peng Fan <peng.fan@nxp.com>
| -rw-r--r-- | arch/arm/cpu/armv8/imx8m/clock.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/cpu/armv8/imx8m/clock.c b/arch/arm/cpu/armv8/imx8m/clock.c index a445a7a75f..29ef70d80f 100644 --- a/arch/arm/cpu/armv8/imx8m/clock.c +++ b/arch/arm/cpu/armv8/imx8m/clock.c @@ -581,7 +581,7 @@ int clock_init() */ clock_enable(CCGR_USDHC1, 0); clock_enable(CCGR_USDHC2, 0); - clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(3)); + clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(1)); clock_set_target_val(USDHC1_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(1) | CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2)); clock_set_target_val(USDHC2_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(1) | CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2)); clock_enable(CCGR_USDHC1, 1); |