summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGao Guanhua <B22826@freescale.com>2009-10-07 15:47:46 -0400
committerJustin Waters <justin.waters@timesys.com>2009-10-07 15:47:46 -0400
commita09900cf094f02e6525569ab0028173054f66e02 (patch)
tree10a69108b9a47147d3599d1674873fbd287045f1
parenta83e4a111f3e582308f0a3d5481d6d28c6a4c23c (diff)
u-boot-2009.03-p2020rdb-Fixup-SDHC-clock-in-dts-MPC8536DS
Fixup SDHC clock-frequency in dts. This Patch is borrowed from MPC8536DS. The clock-frequency of SD controller come from different source on different platform. We add a clock-frequency property in the dts and set the value in u-boot. Signed-off-by: Gao Guanhua <B22826@freescale.com>
-rw-r--r--cpu/mpc85xx/fdt.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/cpu/mpc85xx/fdt.c b/cpu/mpc85xx/fdt.c
index 1fae47c2dc..ee5c88923a 100644
--- a/cpu/mpc85xx/fdt.c
+++ b/cpu/mpc85xx/fdt.c
@@ -271,5 +271,10 @@ void ft_cpu_setup(void *blob, bd_t *bd)
ft_fixup_cpu(blob, (u64)bd->bi_memstart + (u64)bd->bi_memsize);
#endif
+#ifdef CONFIG_MMC
+ do_fixup_by_compat_u32(blob, "fsl,esdhc", "clock-frequency",
+ bd->bi_busfreq / 2, 1);
+#endif
+
ft_fixup_cache(blob);
}