blob: 17213660b3c1ace129a9483d67d46c581c785f69 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
/*
* Copyright 2017-2020 NXP
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <common/runtime_svc.h>
#include <lib/mmio.h>
#include <platform_def.h>
#include <imx_sip_svc.h>
int imx_src_handler(uint32_t smc_fid, u_register_t x1, u_register_t x2,
u_register_t x3)
{
uint32_t val;
switch(x1) {
case IMX_SIP_SRC_M4_START:
val = mmio_read_32(IMX_SRC_BASE + SRC_M4RCR);
val &= ~SRC_SCR_M4C_NON_SCLR_RST_MASK;
val |= SRC_SCR_M4_ENABLE_MASK;
mmio_write_32(IMX_SRC_BASE + SRC_M4RCR, val);
break;
case IMX_SIP_SRC_M4_STARTED:
val = mmio_read_32(IMX_SRC_BASE + SRC_M4RCR);
return !(val & SRC_SCR_M4C_NON_SCLR_RST_MASK);
default:
return SMC_UNK;
};
return 0;
}
|
