blob: 66e4b920a9e39925644ab7e9fd0acedeae6163ca (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
|
/*
* Copyright 2020 NXP
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef GPC_REG_H
#define GPC_REG_H
#define LPCR_A53_BSC 0x0
#define LPCR_A53_BSC2 0x180
#define LPCR_A53_AD 0x4
#define LPCR_M4 0x8
#define SLPCR 0x14
#define MST_CPU_MAPPING 0x18
#define MLPCR 0x20
#define PGC_ACK_SEL_A53 0x24
#define IMR1_CORE0_A53 0x30
#define IMR1_CORE1_A53 0x44
#define IMR1_CORE2_A53 0x194
#define IMR1_CORE3_A53 0x1A8
#define IMR1_CORE0_M4 0x58
#define SLT0_CFG 0x200
#define GPC_PU_PWRHSK 0x190
#define PGC_CPU_0_1_MAPPING 0x1CC
#define CPU_PGC_UP_TRG 0xD0
#define PU_PGC_UP_TRG 0xD8
#define CPU_PGC_DN_TRG 0xDC
#define PU_PGC_DN_TRG 0xE4
#define LPS_CPU1 0xEC
#define A53_CORE0_PGC 0x800
#define A53_PLAT_PGC 0x900
#define PLAT_PGC_PCR 0x900
#define NOC_PGC_PCR 0xa40
#define PGC_SCU_TIMING 0x910
#define MASK_DSM_TRIGGER_A53 BIT(31)
#define IRQ_SRC_A53_WUP BIT(30)
#define IRQ_SRC_A53_WUP_SHIFT 30
#define IRQ_SRC_C1 BIT(29)
#define IRQ_SRC_C0 BIT(28)
#define IRQ_SRC_C3 BIT(23)
#define IRQ_SRC_C2 BIT(22)
#define CPU_CLOCK_ON_LPM BIT(14)
#define A53_CLK_ON_LPM BIT(14)
#define MASTER0_LPM_HSK BIT(6)
#define MASTER1_LPM_HSK BIT(7)
#define MASTER2_LPM_HSK BIT(8)
#define L2PGE BIT(31)
#define EN_L2_WFI_PDN BIT(5)
#define EN_PLAT_PDN BIT(4)
#define SLPCR_EN_DSM BIT(31)
#define SLPCR_RBC_EN BIT(30)
#define SLPCR_A53_FASTWUP_STOP_MODE BIT(17)
#define SLPCR_A53_FASTWUP_WAIT_MODE BIT(16)
#define SLPCR_VSTBY BIT(2)
#define SLPCR_SBYOS BIT(1)
#define SLPCR_BYPASS_PMIC_READY BIT(0)
#define SLPCR_RBC_COUNT_SHIFT 24
#define SLPCR_STBY_COUNT_SHFT 3
#define A53_DUMMY_PDN_ACK BIT(30)
#define A53_DUMMY_PUP_ACK BIT(31)
#define A53_PLAT_PDN_ACK BIT(8)
#define A53_PLAT_PUP_ACK BIT(9)
#define NOC_PDN_SLT_CTRL BIT(12)
#define NOC_PUP_SLT_CTRL BIT(13)
#define NOC_PGC_PDN_ACK BIT(12)
#define NOC_PGC_PUP_ACK BIT(13)
#define PLAT_PUP_SLT_CTRL BIT(9)
#define PLAT_PDN_SLT_CTRL BIT(8)
#define SLT_PLAT_PDN BIT(8)
#define SLT_PLAT_PUP BIT(9)
#define MASTER1_MAPPING BIT(1)
#define MASTER2_MAPPING BIT(2)
#define MIPI_PHY1_PWR_REQ BIT(0)
#define PCIE_PHY_PWR_REQ BIT(1)
#define USB1_PHY_PWR_REQ BIT(2)
#define USB2_PHY_PWR_REQ BIT(3)
#define MLMIX_PWR_REQ BIT(4)
#define AUDIOMIX_PWR_REQ BIT(5)
#define GPU2D_PWR_REQ BIT(6)
#define GPUMIX_PWR_REQ BIT(7)
#define VPUMIX_PWR_REQ BIT(8)
#define GPU3D_PWR_REQ BIT(9)
#define MEDIAMIX_PWR_REQ BIT(10)
#define VPU_G1_PWR_REQ BIT(11)
#define VPU_G2_PWR_REQ BIT(12)
#define VPU_H1_PWR_REQ BIT(13)
#define HDMIMIX_PWR_REQ BIT(14)
#define HDMI_PHY_PWR_REQ BIT(15)
#define MIPI_PHY2_PWR_REQ BIT(16)
#define HSIOMIX_PWR_REQ BIT(17)
#define MEDIAMIX_ISPDWP_PWR_REQ BIT(18)
#define DDRMIX_PWR_REQ BIT(19)
#define AUDIOMIX_ADB400_SYNC (BIT(4) | BIT(15))
#define MLMIX_ADB400_SYNC (BIT(7) | BIT(8))
#define GPUMIX_ADB400_SYNC BIT(9)
#define VPUMIX_ADB400_SYNC BIT(10)
#define DDRMIX_ADB400_SYNC BIT(11)
#define HSIOMIX_ADB400_SYNC BIT(12)
#define HDMIMIX_ADB400_SYNC BIT(13)
#define MEDIAMIX_ADB400_SYNC BIT(14)
#define AUDIOMIX_ADB400_ACK (BIT(20) | BIT(31))
#define MLMIX_ADB400_ACK (BIT(23) | BIT(24))
#define GPUMIX_ADB400_ACK BIT(25)
#define VPUMIX_ADB400_ACK BIT(26)
#define DDRMIX_ADB400_ACK BIT(27)
#define HSIOMIX_ADB400_ACK BIT(28)
#define HDMIMIX_ADB400_ACK BIT(29)
#define MEDIAMIX_ADB400_ACK BIT(30)
#define MIPI_PHY1_PGC 0xb00
#define PCIE_PHY_PGC 0xb40
#define USB1_PHY_PGC 0xb80
#define USB2_PHY_PGC 0xbc0
#define MLMIX_PGC 0xc00
#define AUDIOMIX_PGC 0xc40
#define GPU2D_PGC 0xc80
#define GPUMIX_PGC 0xcc0
#define VPUMIX_PGC 0xd00
#define GPU3D_PGC 0xd40
#define MEDIAMIX_PGC 0xd80
#define VPU_G1_PGC 0xdc0
#define VPU_G2_PGC 0xe00
#define VPU_H1_PGC 0xe40
#define HDMIMIX_PGC 0xe80
#define HDMI_PHY_PGC 0xec0
#define MIPI_PHY2_PGC 0xf00
#define HSIOMIX_PGC 0xf40
#define MEDIAMIX_ISPDWP_PGC 0xf80
#define DDRMIX_PGC 0xfc0
#endif /* GPC_REG_H */
|
