summaryrefslogtreecommitdiff
path: root/drivers/arm/tzc/tzc380.c
blob: 2913d58d5cfbce9d7229d14f91beb0cf7d16a023 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
/*
 * Copyright (c) 2018, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <assert.h>
#include <stddef.h>

#include <common/debug.h>
#include <drivers/arm/tzc380.h>
#include <lib/mmio.h>

struct tzc380_instance {
	uintptr_t base;
	uint8_t addr_width;
	uint8_t num_regions;
};

struct tzc380_instance tzc380;

static unsigned int tzc380_read_build_config(uintptr_t base)
{
	return mmio_read_32(base + TZC380_CONFIGURATION_OFF);
}

static void tzc380_write_action(uintptr_t base, unsigned int action)
{
	mmio_write_32(base + ACTION_OFF, action);
}

static void tzc380_write_region_base_low(uintptr_t base, unsigned int region,
				      unsigned int val)
{
	mmio_write_32(base + REGION_SETUP_LOW_OFF(region), val);
}

static void tzc380_write_region_base_high(uintptr_t base, unsigned int region,
				       unsigned int val)
{
	mmio_write_32(base + REGION_SETUP_HIGH_OFF(region), val);
}

static void tzc380_write_region_attributes(uintptr_t base, unsigned int region,
					unsigned int val)
{
	mmio_write_32(base + REGION_ATTRIBUTES_OFF(region), val);
}

void tzc380_init(uintptr_t base)
{
	unsigned int tzc_build;

	assert(base != 0U);
	tzc380.base = base;

	/* Save values we will use later. */
	tzc_build = tzc380_read_build_config(tzc380.base);
	tzc380.addr_width  = ((tzc_build >> BUILD_CONFIG_AW_SHIFT) &
			      BUILD_CONFIG_AW_MASK) + 1;
	tzc380.num_regions = ((tzc_build >> BUILD_CONFIG_NR_SHIFT) &
			       BUILD_CONFIG_NR_MASK) + 1;
}

static uint32_t addr_low(uintptr_t addr)
{
	return (uint32_t)addr;
}

static uint32_t addr_high(uintptr_t addr __unused)
{
#if (UINTPTR_MAX == UINT64_MAX)
	return addr >> 32;
#else
	return 0;
#endif
}

/*
 * `tzc380_configure_region` is used to program regions into the TrustZone
 * controller.
 */
void tzc380_configure_region(uint8_t region, uintptr_t region_base, unsigned int attr)
{
	assert(tzc380.base != 0U);

	assert(region < tzc380.num_regions);

	tzc380_write_region_base_low(tzc380.base, region, addr_low(region_base));
	tzc380_write_region_base_high(tzc380.base, region, addr_high(region_base));
	tzc380_write_region_attributes(tzc380.base, region, attr);
}

void tzc380_set_action(unsigned int action)
{
	assert(tzc380.base != 0U);

	/*
	 * - Currently no handler is provided to trap an error via interrupt
	 *   or exception.
	 * - The interrupt action has not been tested.
	 */
	tzc380_write_action(tzc380.base, action);
}

#if LOG_LEVEL >= LOG_LEVEL_INFO

static unsigned int tzc380_read_region_attributes(uintptr_t base, unsigned int region)
{
	return mmio_read_32(base + REGION_ATTRIBUTES_OFF(region));
}

static unsigned int tzc380_read_region_base_low(uintptr_t base, unsigned int region)
{
	return mmio_read_32(base + REGION_SETUP_LOW_OFF(region));
}

static unsigned int tzc380_read_region_base_high(uintptr_t base, unsigned int region)
{
	return mmio_read_32(base + REGION_SETUP_HIGH_OFF(region));
}

#define	REGION_MAX	16
void tzc380_dump_state(void)
{
	unsigned int n;
	unsigned int temp_32reg, temp_32reg_h;

	INFO("enter\n");
	INFO("security_inversion_en %x\n",
	     mmio_read_32(tzc380.base + SECURITY_INV_EN_OFF));
	for (n = 0; n <= REGION_MAX; n++) {
		temp_32reg = tzc380_read_region_attributes(tzc380.base, n);
		if (!(temp_32reg & TZC_ATTR_REGION_EN_MASK))
			continue;

		INFO("\n");
		INFO("region %d\n", n);
		temp_32reg = tzc380_read_region_base_low(tzc380.base, n);
		temp_32reg_h = tzc380_read_region_base_high(tzc380.base, n);
		INFO("region_base: 0x%08x%08x\n", temp_32reg_h, temp_32reg);
		temp_32reg = tzc380_read_region_attributes(tzc380.base, n);
		INFO("region sp: %x\n", temp_32reg >> TZC_ATTR_SP_SHIFT);
		INFO("region size: %x\n", (temp_32reg & TZC_REGION_SIZE_MASK) >>
				TZC_REGION_SIZE_SHIFT);
	}
	INFO("exit\n");
}

#endif