summaryrefslogtreecommitdiff
path: root/plat/nvidia/tegra/common
AgeCommit message (Expand)Author
2017-03-23Tegra186: enable support for simulation environmentVarun Wadekar
2017-03-23Tegra: memctrl_v2: enable APE overrides for chip verificationVarun Wadekar
2017-03-23Tegra186: re-configure MSS' client settingsVarun Wadekar
2017-03-22Tegra186: memctrl_v2: restore video memory settingsVarun Wadekar
2017-03-20Tegra: replace ASM signed tests with unsignedDouglas Raillard
2017-03-20Tegra: memctrl_v2: set NO_OVERRIDE for APE clientsVarun Wadekar
2017-03-20Tegra: memctrl_v2: implement MC txn override WARVarun Wadekar
2017-03-20Tegra: memctrl_v2: check GPU state before VPR programmingVarun Wadekar
2017-03-20Tegra: memctrl_v2: no SID override for SCE blockVarun Wadekar
2017-03-20Tegra: memctrl_v2: secure the on-chip TZSRAM memoryVarun Wadekar
2017-03-20Tegra: memctrl_v2: Memory Controller Driver (v2)Varun Wadekar
2017-03-20Tegra: public interfaces to get the chip's major/minor versionsVarun Wadekar
2017-03-20Move plat/common source file definitions to generic Makefilesdp-arm
2017-03-03Tegra: enable SEPARATE_CODE_AND_RODATA build flagVarun Wadekar
2017-03-02Tegra: SiP: 64-bit address for Video Memory baseHarvey Hsieh
2017-03-02Tegra: init the console only if the platform supports itDamon Duan
2017-03-02Tegra: calculate proper power state for affinity levelsVarun Wadekar
2017-03-02Tegra: uninit and re-init console across System SuspendVarun Wadekar
2017-03-02Tegra: support for silicon/simulation platformsVarun Wadekar
2017-02-28Tegra: per-soc `get_target_pwr_state` handlerVarun Wadekar
2017-02-28Tegra: relocate BL32 image to TZDRAM memoryVarun Wadekar
2017-02-28Tegra: get BL31 arguments from previous bootloaderVarun Wadekar
2017-02-28Tegra: return BL32 entry point info if it is validVarun Wadekar
2017-02-28Tegra: configure TZDRAM fence during early setupVarun Wadekar
2017-02-28Tegra: restore TZRAM settings on "System Resume"Varun Wadekar
2017-02-28Tegra: enable ECC/Parity protection for Cortex-A57 CPUsVarun Wadekar
2017-02-28Tegra: GIC: differentiate between FIQs targeted towards EL3/S-EL1Varun Wadekar
2017-02-28Tegra: implement FIQ interrupt handlerVarun Wadekar
2017-02-28Tegra: GIC: enable FIQ interrupt handlingVarun Wadekar
2017-02-28Tegra: implement common handler `plat_get_target_pwr_state()`Varun Wadekar
2017-02-28Tegra: include platform_def.h to access UART macrosVarun Wadekar
2017-02-28Tegra: allow SiP smc calls from Secure WorldWayne Lin
2017-02-28Tegra: handler for per-soc early setupVarun Wadekar
2017-02-28Tegra: relocate code to BL31_BASE during cold bootVarun Wadekar
2017-02-23Tegra: implement pwr_domain_pwr_down_wfi() handlerVarun Wadekar
2017-02-23Tegra: memmap BL31's TZDRAM carveoutVarun Wadekar
2017-02-23Tegra: allow individual SoCs to restore their settingsVarun Wadekar
2017-02-23Tegra: enable PSCI extended state ID processingVarun Wadekar
2017-02-23Tegra: drivers: memctrl: introduce function to secure on-chip TZRAMVarun Wadekar
2017-02-23Tegra: enable runtime consoleVarun Wadekar
2017-02-23Tegra: PM: soc-specific system off handlerVarun Wadekar
2017-02-23Tegra: handlers for common and SoC-specific SiP callsVarun Wadekar
2017-02-22Tegra: init normal/crash console for platformsVarun Wadekar
2017-02-22Tegra: add tzdram_base to plat_params_from_bl2 structVarun Wadekar
2017-02-22Tegra: Memory Controller Driver (v1)Varun Wadekar
2017-02-22Tegra: sanity check members of the "from_bl2" structVarun Wadekar
2017-02-21Tegra: use ClusterId for calculating core positionVarun Wadekar
2017-02-21Tegra: enable processor retention and L2/CPUECTLR accessVarun Wadekar
2017-02-21Tegra: SoC specific SiP handlersVarun Wadekar
2017-02-21Tegra: include flowctlr driver from SoC specific makefilesVarun Wadekar