summaryrefslogtreecommitdiff
path: root/plat/freescale/common
AgeCommit message (Collapse)Author
2017-09-19freescale: replace all GPL with BSD identifier.imx_4.9.51_imx8_beta1Anson Huang
Replace all GPL with BSD identifier. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
2017-09-12imx8qm/qxp: Add a new SIP to get commit id of arm trusted firmwareYe Li
Add a new SIP call FSL_SIP_BUILDINFO to return the current commit id in 7 hexadecimal digits which are parsed from the version_string. Signed-off-by: Ye Li <ye.li@nxp.com>
2017-09-11freescale: cpufreq: fix build error using poky tool chainAnson Huang
Fix below build error on i.MX8QXP when using poky tool chain: CC plat/freescale/common/cpufreq.c plat/freescale/common/cpufreq.c:27:18: error: "ap_cluster_index" defined but not used [-Werror=unused-const-variable=] Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
2017-09-01freescale: add srtc SIP supportAnson Huang
Add SRTC SIP support for i.MX8QM/i.MX8QXP. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
2017-09-01freescale: add SCFW timer API supportAnson Huang
Add SCFW timer API support. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
2017-08-29Update to the latest SCFW API.Ranjani Vaidyanathan
Signed-off-by: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@nxp.com>
2017-08-25i.mx8qm/i.mx8qxp: add SIP cpu-freq supportAnson Huang
Linux kernel will issue cpu-freq scale via SIP, ATF calls SCFW API to finish the CPU frequency scale. Move SIP service code from i.mx8mq to common place for all i.mx SoCs. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
2017-07-12i.mx8mq: Add basic support for i.mx8mqBai Ping
Add basic support for i.MX8MQ. 1. SMP support is ok. 2. basic suspend/resume support is ok. Signed-off-by: Bai Ping <ping.bai@nxp.com>
2017-07-12Enable CPU, FP, L2 retention counters to 64 cyclesNitin Garg
Signed-off-by: Nitin Garg <nitin.garg@nxp.com>
2017-07-12Fix the pinmux to use correct resource ID for iMX8QM/QXNitin Garg
Signed-off-by: Nitin Garg <nitin.garg@nxp.com>
2017-07-12i.MX8: Update to the latest SCFW APIRanjani Vaidyanathan
Signed-off-by: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@nxp.com>
2017-07-12Add support for A72 CPU0 as primary cpuAnson Huang
Need to add support for booting up A72 cluster only, so on need to check the cluster ID for primary CPU, that means if CPU ID is 0, then it can be as primary CPU. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
2017-07-12Fix A72 L2 DATA latency and support booting CA72 as primaryNitin Garg
Signed-off-by: Nitin Garg <nitin.garg@nxp.com>
2017-07-12add RM scu svc and partition secure MUTeo Hall
add rm svc api and set aside separate MU for secure api calls into SCU Signed-off-by: Teo Hall <teo.hall@nxp.com>
2017-07-12add macro for debug buildTeo Hall
add plat_crash_print_regs macro function to allow building with debug Signed-off-by: Teo Hall <teo.hall@nxp.com>
2017-07-12Add i.MX8 SoCs supportAnson Huang
This patch adds i.MX8 SoCs ATFW support, including below basic features: * LPUART * SCFW RPC * SMP boot up Each SoC will have its own platform definition and driver to support. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Bai Ping <ping.bai@nxp.com>
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-10 12:21:21 +0000