diff options
author | Yann Gautier <yann.gautier@st.com> | 2019-04-17 13:47:07 +0200 |
---|---|---|
committer | Yann Gautier <yann.gautier@st.com> | 2019-06-17 14:03:16 +0200 |
commit | e1abd5600b0ddc3f821b0c8c3fae45d530583a85 (patch) | |
tree | f8cf08c3f280035bfd258e477004cd79a22f62ac /include/arch | |
parent | e1368771bae5566f63ce5467df480baa6c135b39 (diff) |
arch: add some defines for generic timer registers
Those defines are used in STM32MP1 clock driver.
It is better to put them altogether with already defined registers.
Change-Id: I6f8ad8c2477b947af6f76283a4ef5c40212d0027
Signed-off-by: Yann Gautier <yann.gautier@st.com>
Diffstat (limited to 'include/arch')
-rw-r--r-- | include/arch/aarch32/arch.h | 4 | ||||
-rw-r--r-- | include/arch/aarch64/arch.h | 1 |
2 files changed, 5 insertions, 0 deletions
diff --git a/include/arch/aarch32/arch.h b/include/arch/aarch32/arch.h index 44044d40..0db41458 100644 --- a/include/arch/aarch32/arch.h +++ b/include/arch/aarch32/arch.h @@ -81,6 +81,10 @@ * Generic timer memory mapped registers & offsets ******************************************************************************/ #define CNTCR_OFF U(0x000) +/* Counter Count Value Lower register */ +#define CNTCVL_OFF U(0x008) +/* Counter Count Value Upper register */ +#define CNTCVU_OFF U(0x00C) #define CNTFID_OFF U(0x020) #define CNTCR_EN (U(1) << 0) diff --git a/include/arch/aarch64/arch.h b/include/arch/aarch64/arch.h index d23d89e3..502b8681 100644 --- a/include/arch/aarch64/arch.h +++ b/include/arch/aarch64/arch.h @@ -99,6 +99,7 @@ * Generic timer memory mapped registers & offsets ******************************************************************************/ #define CNTCR_OFF U(0x000) +#define CNTCV_OFF U(0x008) #define CNTFID_OFF U(0x020) #define CNTCR_EN (U(1) << 0) |