diff options
| author | Antonio Nino Diaz <antonio.ninodiaz@arm.com> | 2016-02-22 16:44:41 +0000 |
|---|---|---|
| committer | Antonio Nino Diaz <antonio.ninodiaz@arm.com> | 2016-03-03 13:53:57 +0000 |
| commit | b1063d955bfed46de9e1bfdf58684f2da9837dcd (patch) | |
| tree | 241f857aeae79c18256711feacc4c00b5bde27c5 /fdts/fvp-foundation-gicv3-psci.dts | |
| parent | 9931932bfd3429aa8e98c33a26dfafcdbda71a43 (diff) | |
Add cache topology info to FVP DTBs
From version 4.0 onwards, the ARM64 Linux kernel expects the device
tree to indicate the cache hierarchy. Failing to provide this
information results in the following warning message to be printed by
the kernel:
`Unable to detect cache hierarchy from DT for CPU x`
All the FVP device trees provided in the TF source tree have been
modified to add this information.
Fixes ARM-software/tf-issues#325
Change-Id: I0ff888992e602b81a0fe1744a86151d625727511
Diffstat (limited to 'fdts/fvp-foundation-gicv3-psci.dts')
| -rw-r--r-- | fdts/fvp-foundation-gicv3-psci.dts | 10 |
1 files changed, 9 insertions, 1 deletions
diff --git a/fdts/fvp-foundation-gicv3-psci.dts b/fdts/fvp-foundation-gicv3-psci.dts index daad1fbc..45c699a6 100644 --- a/fdts/fvp-foundation-gicv3-psci.dts +++ b/fdts/fvp-foundation-gicv3-psci.dts @@ -1,5 +1,5 @@ /* - * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved. + * Copyright (c) 2013-2016, ARM Limited and Contributors. All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions are met: @@ -108,6 +108,7 @@ reg = <0x0 0x0>; enable-method = "psci"; cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>; + next-level-cache = <&L2_0>; }; CPU1:cpu@1 { @@ -116,6 +117,7 @@ reg = <0x0 0x1>; enable-method = "psci"; cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>; + next-level-cache = <&L2_0>; }; CPU2:cpu@2 { @@ -124,6 +126,7 @@ reg = <0x0 0x2>; enable-method = "psci"; cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>; + next-level-cache = <&L2_0>; }; CPU3:cpu@3 { @@ -132,6 +135,11 @@ reg = <0x0 0x3>; enable-method = "psci"; cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>; + next-level-cache = <&L2_0>; + }; + + L2_0: l2-cache0 { + compatible = "cache"; }; }; |