summaryrefslogtreecommitdiff
path: root/docs/plat
diff options
context:
space:
mode:
authordanh-arm <dan.handley@arm.com>2016-07-04 18:05:15 +0100
committerGitHub <noreply@github.com>2016-07-04 18:05:15 +0100
commit6f511c4782f079c75928a4dae3a4e3e4f6754831 (patch)
treec57761c75cc446f9c4a7efdb822c4dbe69759e23 /docs/plat
parent10b93d79752d7818b6bc0cea97a839403f503e5b (diff)
parent7de544ac04848cacb30547d3e95db138896d73a9 (diff)
Merge pull request #651 from Xilinx/zynqmp_uart
zynqmp: Make UART selectable
Diffstat (limited to 'docs/plat')
-rw-r--r--docs/plat/xilinx-zynqmp.md4
1 files changed, 4 insertions, 0 deletions
diff --git a/docs/plat/xilinx-zynqmp.md b/docs/plat/xilinx-zynqmp.md
index 2af841b1..09546b01 100644
--- a/docs/plat/xilinx-zynqmp.md
+++ b/docs/plat/xilinx-zynqmp.md
@@ -26,6 +26,10 @@ make ERROR_DEPRECATED=1 RESET_TO_BL31=1 CROSS_COMPILE=aarch64-none-elf- PLAT=zyn
* `ZYNQMP_BL32_MEM_BASE`: Specifies the base address of the bl32 binary.
* `ZYNQMP_BL32_MEM_SIZE`: Specifies the size of the memory region of the bl32 binary.
+* `ZYNQMP_CONSOLE`: Select the console driver. Options:
+ - `cadence`, `cadence0`: Cadence UART 0
+ - `cadence1` : Cadence UART 1
+
# FSBL->ATF Parameter Passing
The FSBL populates a data structure with image information for the ATF. The ATF
uses that data to hand off to the loaded images. The address of the handoff data