summaryrefslogtreecommitdiff
path: root/docs/change-log.rst
diff options
context:
space:
mode:
authorJohn Tsichritzis <john.tsichritzis@arm.com>2018-10-05 14:16:26 +0100
committerJohn Tsichritzis <john.tsichritzis@arm.com>2018-10-10 12:11:32 +0100
commitfadd21514bcf5e4884dec12a3da9dfc618b7a015 (patch)
tree20a082c03998d7a4319cb6996a437500b645f80d /docs/change-log.rst
parentea75ffd3e72d56f1d34b8b686b3b69e5f1d22acb (diff)
Fix typos in changelog
Change-Id: Icc6fb03abb9b4ef85931b9e3d767b5a9c271b5f3 Signed-off-by: John Tsichritzis <john.tsichritzis@arm.com>
Diffstat (limited to 'docs/change-log.rst')
-rw-r--r--docs/change-log.rst14
1 files changed, 8 insertions, 6 deletions
diff --git a/docs/change-log.rst b/docs/change-log.rst
index 95361e95..d329e836 100644
--- a/docs/change-log.rst
+++ b/docs/change-log.rst
@@ -61,11 +61,11 @@ New Features
- Introduce RAS handling on AArch64
- - Some RAS extensions are mandatory for ARMv8.2 CPUs, with others
- mandatory for ARMv8.4 CPUs however, all extensions are also optional
- extensions to the base ARMv8.0 architecture.
+ - Some RAS extensions are mandatory for Armv8.2 CPUs, with others
+ mandatory for Armv8.4 CPUs however, all extensions are also optional
+ extensions to the base Armv8.0 architecture.
- - The ARMv8 RAS Extensions introduced Standard Error Records which are a
+ - The Armv8 RAS Extensions introduced Standard Error Records which are a
set of standard registers to configure RAS node policy and allow RAS
Nodes to record and expose error information for error handling agents.
@@ -126,7 +126,7 @@ New Features
- Various changes to support Clang linker and assembler
- - The clang assembler/preprocessor is used when Clang is selected however,
+ - The clang assembler/preprocessor is used when Clang is selected. However,
the clang linker is not used because it is unable to link TF-A objects
due to immaturity of clang linker functionality at this time.
@@ -213,12 +213,14 @@ New Features
- Allwinner sun50i_h6
- - NXP ls1043
+ - NXP QorIQ LS1043A
- NXP i.MX8QX
- NXP i.MX8QM
+ - NXP i.MX7Solo WaRP7
+
- TI K3
- Socionext Synquacer SC2A11