1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
|
/*
* Copyright (c) 2013 - 2016, Freescale Semiconductor, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
*
* o Redistributions of source code must retain the above copyright notice, this list
* of conditions and the following disclaimer.
*
* o Redistributions in binary form must reproduce the above copyright notice, this
* list of conditions and the following disclaimer in the documentation and/or
* other materials provided with the distribution.
*
* o Neither the name of Freescale Semiconductor, Inc. nor the names of its
* contributors may be used to endorse or promote products derived from this
* software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/* This is a template file for pins configuration created by New Kinetis SDK 2.x Project Wizard. Enjoy! */
#include "fsl_device_registers.h"
#include "fsl_common.h"
#include "fsl_port.h"
#include "fsl_gpio.h"
#include "fsl_debug_console.h"
#include "gpio_ext.h"
/*******************************************************************************
* Code
******************************************************************************/
/*!
* @brief Initialize all pins used in this example
*/
void BOARD_InitPins(void)
{
unsigned int i;
gpio_pin_config_t gpio_out_config = {
kGPIO_DigitalOutput, 0,
};
gpio_pin_config_t gpio_out_hi_config = {
kGPIO_DigitalOutput, 1,
};
gpio_pin_config_t gpio_in_config = {
kGPIO_DigitalInput,
};
port_pin_config_t od_config;
CLOCK_EnableClock(kCLOCK_PortA);
CLOCK_EnableClock(kCLOCK_PortB);
CLOCK_EnableClock(kCLOCK_PortC);
CLOCK_EnableClock(kCLOCK_PortD);
CLOCK_EnableClock(kCLOCK_PortE);
/* Osc pins */
PORT_SetPinMux(PORTA, 18UL, kPORT_PinDisabledOrAnalog);
PORT_SetPinMux(PORTA, 19UL, kPORT_PinDisabledOrAnalog);
/* CAN0 pinmux config */
PORT_SetPinMux(PORTA, 12u, kPORT_MuxAlt2); /* CAN0 TX */
PORT_SetPinMux(PORTA, 13u, kPORT_MuxAlt2); /* CAN0 RX */
/* CAN1 pinmux config */
PORT_SetPinMux(PORTC, 17u, kPORT_MuxAlt2); /* CAN1 TX */
PORT_SetPinMux(PORTC, 16u, kPORT_MuxAlt2); /* CAN1 RX */
#ifdef SDK_DEBUGCONSOLE
/* Debug UART3 pinmux config */
PORT_SetPinMux(PORTB, 11u, kPORT_MuxAlt3); /* UART3 TX */
PORT_SetPinMux(PORTB, 10u, kPORT_MuxAlt3); /* UART3 RX */
#endif
#ifdef BOARD_USES_ADC
/* Resistive Touch panel pinmux config */
PORT_SetPinMux(PORTE, 6u, kPORT_MuxAsGpio);
GPIO_PinInit(GPIOE, 6u, &gpio_out_hi_config); /* Force X+*/
PORT_SetPinMux(PORTB, 9u, kPORT_MuxAsGpio);
GPIO_PinInit(GPIOB, 9u, &gpio_out_config); /* Force X-*/
PORT_SetPinMux(PORTC, 5u, kPORT_MuxAsGpio);
GPIO_PinInit(GPIOC, 5u, &gpio_out_hi_config); /* Force Y+*/
PORT_SetPinMux(PORTC, 13u, kPORT_MuxAsGpio);
GPIO_PinInit(GPIOC, 13u, &gpio_out_config); /* Force Y-*/
PORT_SetPinMux(PORTB, 6UL, kPORT_PinDisabledOrAnalog); /* Sense X+ */
GPIO_PinInit(GPIOB, 6u, &gpio_in_config);
PORT_SetPinMux(PORTB, 7UL, kPORT_PinDisabledOrAnalog); /* Sense X- */
GPIO_PinInit(GPIOB, 7u, &gpio_in_config);
PORT_SetPinMux(PORTC, 8UL, kPORT_PinDisabledOrAnalog); /* Sense Y+ */
GPIO_PinInit(GPIOC, 8u, &gpio_in_config);
PORT_SetPinMux(PORTC, 9UL, kPORT_PinDisabledOrAnalog); /* Sense Y- */
GPIO_PinInit(GPIOC, 9u, &gpio_in_config);
/* Apalis ADC pinmux config */
PORT_SetPinMux(PORTB, 0UL, kPORT_PinDisabledOrAnalog); /* ADC0 */
PORT_SetPinMux(PORTB, 1UL, kPORT_PinDisabledOrAnalog); /* ADC1 */
PORT_SetPinMux(PORTB, 2UL, kPORT_PinDisabledOrAnalog); /* ADC2 */
PORT_SetPinMux(PORTB, 3UL, kPORT_PinDisabledOrAnalog); /* ADC3 */
#endif
/* SPI2 pinmux config */
PORT_SetPinMux(PORTB, 21u, kPORT_MuxAlt2); /* SPI2_SCK */
PORT_SetPinMux(PORTB, 22u, kPORT_MuxAlt2); /* SPI2_SOUT */
PORT_SetPinMux(PORTB, 23u, kPORT_MuxAlt2); /* SPI2_SIN */
PORT_SetPinMux(PORTB, 20u, kPORT_MuxAlt2); /* SPI2_SS */
/* Open Drain INT pins config */
od_config.mux = kPORT_MuxAsGpio;
od_config.openDrainEnable = kPORT_OpenDrainEnable;
od_config.pullSelect = kPORT_PullDisable;
od_config.slewRate = kPORT_FastSlewRate;
od_config.passiveFilterEnable = kPORT_PassiveFilterDisable;
od_config.driveStrength = kPORT_LowDriveStrength;
od_config.lockRegister = kPORT_UnlockRegister;
GPIO_PinInit(GPIOA, 16u, &gpio_out_hi_config);
PORT_SetPinConfig(PORTA, 16u, &od_config); /* MCU_INT1 */
GPIO_PinInit(GPIOA, 29u, &gpio_out_hi_config);
PORT_SetPinConfig(PORTA, 29u, &od_config); /* MCU_INT2 */
GPIO_PinInit(GPIOB, 8u, &gpio_out_config);
PORT_SetPinConfig(PORTB, 8u, &od_config); /* MCU_INT3 */
GPIO_PinInit(GPIOE, 26u, &gpio_out_config);
PORT_SetPinConfig(PORTE, 26u, &od_config); /* MCU_INT4 */
GPIO_PinInit(GPIOC, 19u, &gpio_out_hi_config);
PORT_SetPinConfig(PORTC, 19u, &od_config); /* PMIC_ONKEY */
/* GPIOs */
for (i = 0; i < sizeof(gpio_list)/sizeof(struct gpio_id); i++){
PORT_SetPinMux(gpio_list[i].port, gpio_list[i].pin, kPORT_MuxAsGpio);
GPIO_PinInit(gpio_list[i].gpio, gpio_list[i].pin, &gpio_in_config);
}
}
|
