diff options
Diffstat (limited to 'CMSIS/Documentation/Driver/html/_driver___u_s_a_r_t_8h.html')
-rw-r--r-- | CMSIS/Documentation/Driver/html/_driver___u_s_a_r_t_8h.html | 562 |
1 files changed, 562 insertions, 0 deletions
diff --git a/CMSIS/Documentation/Driver/html/_driver___u_s_a_r_t_8h.html b/CMSIS/Documentation/Driver/html/_driver___u_s_a_r_t_8h.html new file mode 100644 index 0000000..d07a140 --- /dev/null +++ b/CMSIS/Documentation/Driver/html/_driver___u_s_a_r_t_8h.html @@ -0,0 +1,562 @@ +<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"> +<html xmlns="http://www.w3.org/1999/xhtml"> +<head> +<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/> +<meta http-equiv="X-UA-Compatible" content="IE=9"/> +<title>Driver_USART.h File Reference</title> +<title>CMSIS-Driver: Driver_USART.h File Reference</title> +<link href="tabs.css" rel="stylesheet" type="text/css"/> +<link href="cmsis.css" rel="stylesheet" type="text/css" /> +<script type="text/javascript" src="jquery.js"></script> +<script type="text/javascript" src="dynsections.js"></script> +<script type="text/javascript" src="printComponentTabs.js"></script> +<link href="navtree.css" rel="stylesheet" type="text/css"/> +<script type="text/javascript" src="resize.js"></script> +<script type="text/javascript" src="navtree.js"></script> +<script type="text/javascript"> + $(document).ready(initResizable); +</script> +<link href="search/search.css" rel="stylesheet" type="text/css"/> +<script type="text/javascript" src="search/search.js"></script> +<script type="text/javascript"> + $(document).ready(function() { searchBox.OnSelectItem(0); }); +</script> +<link href="stylsheetf" rel="stylesheet" type="text/css" /> +</head> +<body> +<div id="top"><!-- do not remove this div, it is closed by doxygen! --> +<div id="titlearea"> +<table cellspacing="0" cellpadding="0"> + <tbody> + <tr style="height: 46px;"> + <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td> + <td style="padding-left: 0.5em;"> + <div id="projectname">CMSIS-Driver +  <span id="projectnumber">Version 2.04</span> + </div> + <div id="projectbrief">Peripheral Interface for Middleware and Application Code</div> + </td> + </tr> + </tbody> +</table> +</div> +<!-- end header part --> +<div id="CMSISnav" class="tabs1"> + <ul class="tablist"> + <script type="text/javascript"> + <!-- + writeComponentTabs.call(this); + //--> + </script> + </ul> +</div> +<!-- Generated by Doxygen 1.8.2 --> +<script type="text/javascript"> +var searchBox = new SearchBox("searchBox", "search",false,'Search'); +</script> + <div id="navrow1" class="tabs"> + <ul class="tablist"> + <li><a href="index.html"><span>Main Page</span></a></li> + <li><a href="pages.html"><span>Usage and Description</span></a></li> + <li><a href="modules.html"><span>Reference</span></a></li> + <li> + <div id="MSearchBox" class="MSearchBoxInactive"> + <span class="left"> + <img id="MSearchSelect" src="search/mag_sel.png" + onmouseover="return searchBox.OnSearchSelectShow()" + onmouseout="return searchBox.OnSearchSelectHide()" + alt=""/> + <input type="text" id="MSearchField" value="Search" accesskey="S" + onfocus="searchBox.OnSearchFieldFocus(true)" + onblur="searchBox.OnSearchFieldFocus(false)" + onkeyup="searchBox.OnSearchFieldChange(event)"/> + </span><span class="right"> + <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a> + </span> + </div> + </li> + </ul> + </div> +</div><!-- top --> +<div id="side-nav" class="ui-resizable side-nav-resizable"> + <div id="nav-tree"> + <div id="nav-tree-contents"> + <div id="nav-sync" class="sync"></div> + </div> + </div> + <div id="splitbar" style="-moz-user-select:none;" + class="ui-resizable-handle"> + </div> +</div> +<script type="text/javascript"> +$(document).ready(function(){initNavTree('_driver___u_s_a_r_t_8h.html','');}); +</script> +<div id="doc-content"> +<!-- window showing the filter options --> +<div id="MSearchSelectWindow" + onmouseover="return searchBox.OnSearchSelectShow()" + onmouseout="return searchBox.OnSearchSelectHide()" + onkeydown="return searchBox.OnSearchSelectKey(event)"> +<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark"> </span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark"> </span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark"> </span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark"> </span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark"> </span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark"> </span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark"> </span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark"> </span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark"> </span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark"> </span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark"> </span>Pages</a></div> + +<!-- iframe showing the search results (closed by default) --> +<div id="MSearchResultsWindow"> +<iframe src="javascript:void(0)" frameborder="0" + name="MSearchResults" id="MSearchResults"> +</iframe> +</div> + +<div class="header"> + <div class="summary"> +<a href="#nested-classes">Data Structures</a> | +<a href="#define-members">Macros</a> | +<a href="#typedef-members">Typedefs</a> | +<a href="#enum-members">Enumerations</a> </div> + <div class="headertitle"> +<div class="title">Driver_USART.h File Reference</div> </div> +</div><!--header--> +<div class="contents"> +<table class="memberdecls"> +<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a> +Data Structures</h2></td></tr> +<tr class="memitem:struct_a_r_m___u_s_a_r_t___s_t_a_t_u_s"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#struct_a_r_m___u_s_a_r_t___s_t_a_t_u_s">ARM_USART_STATUS</a></td></tr> +<tr class="memdesc:struct_a_r_m___u_s_a_r_t___s_t_a_t_u_s"><td class="mdescLeft"> </td><td class="mdescRight">USART Status. <a href="group__usart__interface__gr.html#struct_a_r_m___u_s_a_r_t___s_t_a_t_u_s">More...</a><br/></td></tr> +<tr class="separator:struct_a_r_m___u_s_a_r_t___s_t_a_t_u_s"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:struct_a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#struct_a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s">ARM_USART_MODEM_STATUS</a></td></tr> +<tr class="memdesc:struct_a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s"><td class="mdescLeft"> </td><td class="mdescRight">USART Modem Status. <a href="group__usart__interface__gr.html#struct_a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s">More...</a><br/></td></tr> +<tr class="separator:struct_a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:struct_a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#struct_a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s">ARM_USART_CAPABILITIES</a></td></tr> +<tr class="memdesc:struct_a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s"><td class="mdescLeft"> </td><td class="mdescRight">USART Device Driver Capabilities. <a href="group__usart__interface__gr.html#struct_a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s">More...</a><br/></td></tr> +<tr class="separator:struct_a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:struct_a_r_m___d_r_i_v_e_r___u_s_a_r_t"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___u_s_a_r_t">ARM_DRIVER_USART</a></td></tr> +<tr class="memdesc:struct_a_r_m___d_r_i_v_e_r___u_s_a_r_t"><td class="mdescLeft"> </td><td class="mdescRight">Access structure of the USART Driver. <a href="group__usart__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___u_s_a_r_t">More...</a><br/></td></tr> +<tr class="separator:struct_a_r_m___d_r_i_v_e_r___u_s_a_r_t"><td class="memSeparator" colspan="2"> </td></tr> +</table><table class="memberdecls"> +<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a> +Macros</h2></td></tr> +<tr class="memitem:ab37a12fd0981e09c42ea42684a5dfbab"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#ab37a12fd0981e09c42ea42684a5dfbab">ARM_USART_API_VERSION</a>   <a class="el" href="_driver___common_8h.html#a43c7ca1eb0786d818624246c09932a74">ARM_DRIVER_VERSION_MAJOR_MINOR</a>(2,02) /* API version */</td></tr> +<tr class="separator:ab37a12fd0981e09c42ea42684a5dfbab"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ab654e36e71012c28b91273e96827e1b8"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>   0</td></tr> +<tr class="separator:ab654e36e71012c28b91273e96827e1b8"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a253d29333d1a40d0401a02f9675a90fd"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a253d29333d1a40d0401a02f9675a90fd">ARM_USART_CONTROL_Msk</a>   (0xFFUL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="separator:a253d29333d1a40d0401a02f9675a90fd"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gad85039731478c924d3b418ec00768388"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#gad85039731478c924d3b418ec00768388">ARM_USART_MODE_ASYNCHRONOUS</a>   (0x01UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gad85039731478c924d3b418ec00768388"><td class="mdescLeft"> </td><td class="mdescRight">UART (Asynchronous); arg = Baudrate. <a href="group__usart__mode__control.html#gad85039731478c924d3b418ec00768388"></a><br/></td></tr> +<tr class="separator:gad85039731478c924d3b418ec00768388"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga7d3e9e0e838a3f15f8661983b9ac4573"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#ga7d3e9e0e838a3f15f8661983b9ac4573">ARM_USART_MODE_SYNCHRONOUS_MASTER</a>   (0x02UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga7d3e9e0e838a3f15f8661983b9ac4573"><td class="mdescLeft"> </td><td class="mdescRight">Synchronous Master (generates clock signal); arg = Baudrate. <a href="group__usart__mode__control.html#ga7d3e9e0e838a3f15f8661983b9ac4573"></a><br/></td></tr> +<tr class="separator:ga7d3e9e0e838a3f15f8661983b9ac4573"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gae78778475f3fab09a080c2279afc69fa"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#gae78778475f3fab09a080c2279afc69fa">ARM_USART_MODE_SYNCHRONOUS_SLAVE</a>   (0x03UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gae78778475f3fab09a080c2279afc69fa"><td class="mdescLeft"> </td><td class="mdescRight">Synchronous Slave (external clock signal) <a href="group__usart__mode__control.html#gae78778475f3fab09a080c2279afc69fa"></a><br/></td></tr> +<tr class="separator:gae78778475f3fab09a080c2279afc69fa"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga4132136971d4f93f2e6a87c6775a9bb0"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#ga4132136971d4f93f2e6a87c6775a9bb0">ARM_USART_MODE_SINGLE_WIRE</a>   (0x04UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga4132136971d4f93f2e6a87c6775a9bb0"><td class="mdescLeft"> </td><td class="mdescRight">UART Single-wire (half-duplex); arg = Baudrate. <a href="group__usart__mode__control.html#ga4132136971d4f93f2e6a87c6775a9bb0"></a><br/></td></tr> +<tr class="separator:ga4132136971d4f93f2e6a87c6775a9bb0"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga458f4f60d1d772cfd7567ae424d9aad9"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#ga458f4f60d1d772cfd7567ae424d9aad9">ARM_USART_MODE_IRDA</a>   (0x05UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga458f4f60d1d772cfd7567ae424d9aad9"><td class="mdescLeft"> </td><td class="mdescRight">UART IrDA; arg = Baudrate. <a href="group__usart__mode__control.html#ga458f4f60d1d772cfd7567ae424d9aad9"></a><br/></td></tr> +<tr class="separator:ga458f4f60d1d772cfd7567ae424d9aad9"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gade65a1c27d9097d9ef0e86c02b55cecd"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#gade65a1c27d9097d9ef0e86c02b55cecd">ARM_USART_MODE_SMART_CARD</a>   (0x06UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gade65a1c27d9097d9ef0e86c02b55cecd"><td class="mdescLeft"> </td><td class="mdescRight">UART Smart Card; arg = Baudrate. <a href="group__usart__mode__control.html#gade65a1c27d9097d9ef0e86c02b55cecd"></a><br/></td></tr> +<tr class="separator:gade65a1c27d9097d9ef0e86c02b55cecd"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a08696262ebd491edf1e7865ebe93a81f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>   8</td></tr> +<tr class="separator:a08696262ebd491edf1e7865ebe93a81f"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a84581b0925c149db3ca28d2656107656"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a84581b0925c149db3ca28d2656107656">ARM_USART_DATA_BITS_Msk</a>   (7UL << ARM_USART_DATA_BITS_Pos)</td></tr> +<tr class="separator:a84581b0925c149db3ca28d2656107656"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga981ff25b4ff806f743d1af4575b87339"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#ga981ff25b4ff806f743d1af4575b87339">ARM_USART_DATA_BITS_5</a>   (5UL << ARM_USART_DATA_BITS_Pos)</td></tr> +<tr class="memdesc:ga981ff25b4ff806f743d1af4575b87339"><td class="mdescLeft"> </td><td class="mdescRight">5 Data bits <a href="group__usart__data__bits.html#ga981ff25b4ff806f743d1af4575b87339"></a><br/></td></tr> +<tr class="separator:ga981ff25b4ff806f743d1af4575b87339"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga92ba3d6cea5cd5c0b661667539a9e43c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#ga92ba3d6cea5cd5c0b661667539a9e43c">ARM_USART_DATA_BITS_6</a>   (6UL << ARM_USART_DATA_BITS_Pos)</td></tr> +<tr class="memdesc:ga92ba3d6cea5cd5c0b661667539a9e43c"><td class="mdescLeft"> </td><td class="mdescRight">6 Data bit <a href="group__usart__data__bits.html#ga92ba3d6cea5cd5c0b661667539a9e43c"></a><br/></td></tr> +<tr class="separator:ga92ba3d6cea5cd5c0b661667539a9e43c"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gad86a2d971ce521c6f6eda28d4f8786a4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#gad86a2d971ce521c6f6eda28d4f8786a4">ARM_USART_DATA_BITS_7</a>   (7UL << ARM_USART_DATA_BITS_Pos)</td></tr> +<tr class="memdesc:gad86a2d971ce521c6f6eda28d4f8786a4"><td class="mdescLeft"> </td><td class="mdescRight">7 Data bits <a href="group__usart__data__bits.html#gad86a2d971ce521c6f6eda28d4f8786a4"></a><br/></td></tr> +<tr class="separator:gad86a2d971ce521c6f6eda28d4f8786a4"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gadc5e8d17b5c69cd7f9135b849c2a4586"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#gadc5e8d17b5c69cd7f9135b849c2a4586">ARM_USART_DATA_BITS_8</a>   (0UL << ARM_USART_DATA_BITS_Pos)</td></tr> +<tr class="memdesc:gadc5e8d17b5c69cd7f9135b849c2a4586"><td class="mdescLeft"> </td><td class="mdescRight">8 Data bits (default) <a href="group__usart__data__bits.html#gadc5e8d17b5c69cd7f9135b849c2a4586"></a><br/></td></tr> +<tr class="separator:gadc5e8d17b5c69cd7f9135b849c2a4586"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gae238a08198dc7ac6178ae0a2a95a2764"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#gae238a08198dc7ac6178ae0a2a95a2764">ARM_USART_DATA_BITS_9</a>   (1UL << ARM_USART_DATA_BITS_Pos)</td></tr> +<tr class="memdesc:gae238a08198dc7ac6178ae0a2a95a2764"><td class="mdescLeft"> </td><td class="mdescRight">9 Data bits <a href="group__usart__data__bits.html#gae238a08198dc7ac6178ae0a2a95a2764"></a><br/></td></tr> +<tr class="separator:gae238a08198dc7ac6178ae0a2a95a2764"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a2ce50af2e58db12c25a5791080aca258"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>   12</td></tr> +<tr class="separator:a2ce50af2e58db12c25a5791080aca258"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a434c48980c65129c01aa5bc1c8e22898"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a434c48980c65129c01aa5bc1c8e22898">ARM_USART_PARITY_Msk</a>   (3UL << ARM_USART_PARITY_Pos)</td></tr> +<tr class="separator:a434c48980c65129c01aa5bc1c8e22898"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga141a64650f99a1f642c3b3b6ced0eb8d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__parity__bit.html#ga141a64650f99a1f642c3b3b6ced0eb8d">ARM_USART_PARITY_NONE</a>   (0UL << ARM_USART_PARITY_Pos)</td></tr> +<tr class="memdesc:ga141a64650f99a1f642c3b3b6ced0eb8d"><td class="mdescLeft"> </td><td class="mdescRight">No Parity (default) <a href="group__usart__parity__bit.html#ga141a64650f99a1f642c3b3b6ced0eb8d"></a><br/></td></tr> +<tr class="separator:ga141a64650f99a1f642c3b3b6ced0eb8d"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gabc35e8dd2cbebb730abf36959e87a207"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__parity__bit.html#gabc35e8dd2cbebb730abf36959e87a207">ARM_USART_PARITY_EVEN</a>   (1UL << ARM_USART_PARITY_Pos)</td></tr> +<tr class="memdesc:gabc35e8dd2cbebb730abf36959e87a207"><td class="mdescLeft"> </td><td class="mdescRight">Even Parity. <a href="group__usart__parity__bit.html#gabc35e8dd2cbebb730abf36959e87a207"></a><br/></td></tr> +<tr class="separator:gabc35e8dd2cbebb730abf36959e87a207"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga02f30181eedd3b04d650dd507bf40d6d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__parity__bit.html#ga02f30181eedd3b04d650dd507bf40d6d">ARM_USART_PARITY_ODD</a>   (2UL << ARM_USART_PARITY_Pos)</td></tr> +<tr class="memdesc:ga02f30181eedd3b04d650dd507bf40d6d"><td class="mdescLeft"> </td><td class="mdescRight">Odd Parity. <a href="group__usart__parity__bit.html#ga02f30181eedd3b04d650dd507bf40d6d"></a><br/></td></tr> +<tr class="separator:ga02f30181eedd3b04d650dd507bf40d6d"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ac73d045a0058006dbdc64a6d43772217"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>   14</td></tr> +<tr class="separator:ac73d045a0058006dbdc64a6d43772217"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:aff72dd7b794cf2be5b5edca180be7a40"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#aff72dd7b794cf2be5b5edca180be7a40">ARM_USART_STOP_BITS_Msk</a>   (3UL << ARM_USART_STOP_BITS_Pos)</td></tr> +<tr class="separator:aff72dd7b794cf2be5b5edca180be7a40"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga45f51a51e654b4753a538ed33f0d7d78"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#ga45f51a51e654b4753a538ed33f0d7d78">ARM_USART_STOP_BITS_1</a>   (0UL << ARM_USART_STOP_BITS_Pos)</td></tr> +<tr class="memdesc:ga45f51a51e654b4753a538ed33f0d7d78"><td class="mdescLeft"> </td><td class="mdescRight">1 Stop bit (default) <a href="group__usart__stop__bits.html#ga45f51a51e654b4753a538ed33f0d7d78"></a><br/></td></tr> +<tr class="separator:ga45f51a51e654b4753a538ed33f0d7d78"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga17f034b5f0d0328dc636b403d1954795"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#ga17f034b5f0d0328dc636b403d1954795">ARM_USART_STOP_BITS_2</a>   (1UL << ARM_USART_STOP_BITS_Pos)</td></tr> +<tr class="memdesc:ga17f034b5f0d0328dc636b403d1954795"><td class="mdescLeft"> </td><td class="mdescRight">2 Stop bits <a href="group__usart__stop__bits.html#ga17f034b5f0d0328dc636b403d1954795"></a><br/></td></tr> +<tr class="separator:ga17f034b5f0d0328dc636b403d1954795"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gafc1d0f2c95a76ef4c5152792a619f136"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#gafc1d0f2c95a76ef4c5152792a619f136">ARM_USART_STOP_BITS_1_5</a>   (2UL << ARM_USART_STOP_BITS_Pos)</td></tr> +<tr class="memdesc:gafc1d0f2c95a76ef4c5152792a619f136"><td class="mdescLeft"> </td><td class="mdescRight">1.5 Stop bits <a href="group__usart__stop__bits.html#gafc1d0f2c95a76ef4c5152792a619f136"></a><br/></td></tr> +<tr class="separator:gafc1d0f2c95a76ef4c5152792a619f136"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga47f43cb83d9955a4c90d918acaaa44ba"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#ga47f43cb83d9955a4c90d918acaaa44ba">ARM_USART_STOP_BITS_0_5</a>   (3UL << ARM_USART_STOP_BITS_Pos)</td></tr> +<tr class="memdesc:ga47f43cb83d9955a4c90d918acaaa44ba"><td class="mdescLeft"> </td><td class="mdescRight">0.5 Stop bits <a href="group__usart__stop__bits.html#ga47f43cb83d9955a4c90d918acaaa44ba"></a><br/></td></tr> +<tr class="separator:ga47f43cb83d9955a4c90d918acaaa44ba"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a2e09a6b54db30327511241fdf422c4c9"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>   16</td></tr> +<tr class="separator:a2e09a6b54db30327511241fdf422c4c9"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a0e80cb6a6f47c164fb1fe5fe8eab43f4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a0e80cb6a6f47c164fb1fe5fe8eab43f4">ARM_USART_FLOW_CONTROL_Msk</a>   (3UL << ARM_USART_FLOW_CONTROL_Pos)</td></tr> +<tr class="separator:a0e80cb6a6f47c164fb1fe5fe8eab43f4"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#gad04aa3fe4ea4b7363aee4bdca2ed3764">ARM_USART_FLOW_CONTROL_NONE</a>   (0UL << ARM_USART_FLOW_CONTROL_Pos)</td></tr> +<tr class="memdesc:gad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="mdescLeft"> </td><td class="mdescRight">No Flow Control (default) <a href="group__usart__flow__control.html#gad04aa3fe4ea4b7363aee4bdca2ed3764"></a><br/></td></tr> +<tr class="separator:gad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga80c8a78e8868165cfcc543105bfd9621"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#ga80c8a78e8868165cfcc543105bfd9621">ARM_USART_FLOW_CONTROL_RTS</a>   (1UL << ARM_USART_FLOW_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga80c8a78e8868165cfcc543105bfd9621"><td class="mdescLeft"> </td><td class="mdescRight">RTS Flow Control. <a href="group__usart__flow__control.html#ga80c8a78e8868165cfcc543105bfd9621"></a><br/></td></tr> +<tr class="separator:ga80c8a78e8868165cfcc543105bfd9621"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gaa7b38ebff1ce0f5c3e4479d22e66715f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#gaa7b38ebff1ce0f5c3e4479d22e66715f">ARM_USART_FLOW_CONTROL_CTS</a>   (2UL << ARM_USART_FLOW_CONTROL_Pos)</td></tr> +<tr class="memdesc:gaa7b38ebff1ce0f5c3e4479d22e66715f"><td class="mdescLeft"> </td><td class="mdescRight">CTS Flow Control. <a href="group__usart__flow__control.html#gaa7b38ebff1ce0f5c3e4479d22e66715f"></a><br/></td></tr> +<tr class="separator:gaa7b38ebff1ce0f5c3e4479d22e66715f"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gab16151b5c376b41586faf033f4a42d02"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#gab16151b5c376b41586faf033f4a42d02">ARM_USART_FLOW_CONTROL_RTS_CTS</a>   (3UL << ARM_USART_FLOW_CONTROL_Pos)</td></tr> +<tr class="memdesc:gab16151b5c376b41586faf033f4a42d02"><td class="mdescLeft"> </td><td class="mdescRight">RTS/CTS Flow Control. <a href="group__usart__flow__control.html#gab16151b5c376b41586faf033f4a42d02"></a><br/></td></tr> +<tr class="separator:gab16151b5c376b41586faf033f4a42d02"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a76148e4ea9d9e8a798e904e1d65d5dfc"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a76148e4ea9d9e8a798e904e1d65d5dfc">ARM_USART_CPOL_Pos</a>   18</td></tr> +<tr class="separator:a76148e4ea9d9e8a798e904e1d65d5dfc"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a2424397076d0479ab6b83e557be35db2"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a2424397076d0479ab6b83e557be35db2">ARM_USART_CPOL_Msk</a>   (1UL << ARM_USART_CPOL_Pos)</td></tr> +<tr class="separator:a2424397076d0479ab6b83e557be35db2"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga472d459abb99f1caaff94fa0cdd2ad27"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__polarity.html#ga472d459abb99f1caaff94fa0cdd2ad27">ARM_USART_CPOL0</a>   (0UL << ARM_USART_CPOL_Pos)</td></tr> +<tr class="memdesc:ga472d459abb99f1caaff94fa0cdd2ad27"><td class="mdescLeft"> </td><td class="mdescRight">CPOL = 0 (default) <a href="group__usart__clock__polarity.html#ga472d459abb99f1caaff94fa0cdd2ad27"></a><br/></td></tr> +<tr class="separator:ga472d459abb99f1caaff94fa0cdd2ad27"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga9e5541d8937a9d92e42aeb273138592a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__polarity.html#ga9e5541d8937a9d92e42aeb273138592a">ARM_USART_CPOL1</a>   (1UL << ARM_USART_CPOL_Pos)</td></tr> +<tr class="memdesc:ga9e5541d8937a9d92e42aeb273138592a"><td class="mdescLeft"> </td><td class="mdescRight">CPOL = 1. <a href="group__usart__clock__polarity.html#ga9e5541d8937a9d92e42aeb273138592a"></a><br/></td></tr> +<tr class="separator:ga9e5541d8937a9d92e42aeb273138592a"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a01ec7322a6a62197e82e948b1a8a41fa"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#a01ec7322a6a62197e82e948b1a8a41fa">ARM_USART_CPHA_Pos</a>   19</td></tr> +<tr class="separator:a01ec7322a6a62197e82e948b1a8a41fa"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:afba3e5931503b5a820472c4610252d72"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="_driver___u_s_a_r_t_8h.html#afba3e5931503b5a820472c4610252d72">ARM_USART_CPHA_Msk</a>   (1UL << ARM_USART_CPHA_Pos)</td></tr> +<tr class="separator:afba3e5931503b5a820472c4610252d72"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__phase.html#ga5eb27c2294b7d14a20d0c7e2ef0a47b4">ARM_USART_CPHA0</a>   (0UL << ARM_USART_CPHA_Pos)</td></tr> +<tr class="memdesc:ga5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="mdescLeft"> </td><td class="mdescRight">CPHA = 0 (default) <a href="group__usart__clock__phase.html#ga5eb27c2294b7d14a20d0c7e2ef0a47b4"></a><br/></td></tr> +<tr class="separator:ga5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga4b9f16371870476739a198c52dba6862"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__phase.html#ga4b9f16371870476739a198c52dba6862">ARM_USART_CPHA1</a>   (1UL << ARM_USART_CPHA_Pos)</td></tr> +<tr class="memdesc:ga4b9f16371870476739a198c52dba6862"><td class="mdescLeft"> </td><td class="mdescRight">CPHA = 1. <a href="group__usart__clock__phase.html#ga4b9f16371870476739a198c52dba6862"></a><br/></td></tr> +<tr class="separator:ga4b9f16371870476739a198c52dba6862"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gacd6f060afd55ffa1422567c31ebad950"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gacd6f060afd55ffa1422567c31ebad950">ARM_USART_SET_DEFAULT_TX_VALUE</a>   (0x10UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gacd6f060afd55ffa1422567c31ebad950"><td class="mdescLeft"> </td><td class="mdescRight">Set default Transmit value (Synchronous Receive only); arg = value. <a href="group__usart__misc__control.html#gacd6f060afd55ffa1422567c31ebad950"></a><br/></td></tr> +<tr class="separator:gacd6f060afd55ffa1422567c31ebad950"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gab8565d1f26382e832327e4553d18eb02"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gab8565d1f26382e832327e4553d18eb02">ARM_USART_SET_IRDA_PULSE</a>   (0x11UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gab8565d1f26382e832327e4553d18eb02"><td class="mdescLeft"> </td><td class="mdescRight">Set IrDA Pulse in ns; arg: 0=3/16 of bit period. <a href="group__usart__misc__control.html#gab8565d1f26382e832327e4553d18eb02"></a><br/></td></tr> +<tr class="separator:gab8565d1f26382e832327e4553d18eb02"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga169be809adc186c131bb8b1618005b28"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga169be809adc186c131bb8b1618005b28">ARM_USART_SET_SMART_CARD_GUARD_TIME</a>   (0x12UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga169be809adc186c131bb8b1618005b28"><td class="mdescLeft"> </td><td class="mdescRight">Set Smart Card Guard Time; arg = number of bit periods. <a href="group__usart__misc__control.html#ga169be809adc186c131bb8b1618005b28"></a><br/></td></tr> +<tr class="separator:ga169be809adc186c131bb8b1618005b28"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga79698a2bd564c1f5bb1829ea422e9d3d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga79698a2bd564c1f5bb1829ea422e9d3d">ARM_USART_SET_SMART_CARD_CLOCK</a>   (0x13UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga79698a2bd564c1f5bb1829ea422e9d3d"><td class="mdescLeft"> </td><td class="mdescRight">Set Smart Card Clock in Hz; arg: 0=Clock not generated. <a href="group__usart__misc__control.html#ga79698a2bd564c1f5bb1829ea422e9d3d"></a><br/></td></tr> +<tr class="separator:ga79698a2bd564c1f5bb1829ea422e9d3d"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga4bb5374e7db308b6ff48aa13aa9c4b8a">ARM_USART_CONTROL_SMART_CARD_NACK</a>   (0x14UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="mdescLeft"> </td><td class="mdescRight">Smart Card NACK generation; arg: 0=disabled, 1=enabled. <a href="group__usart__misc__control.html#ga4bb5374e7db308b6ff48aa13aa9c4b8a"></a><br/></td></tr> +<tr class="separator:ga4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gad96ea1a80c97f968fbc0ae4c20e7fa6a">ARM_USART_CONTROL_TX</a>   (0x15UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="mdescLeft"> </td><td class="mdescRight">Transmitter; arg: 0=disabled, 1=enabled. <a href="group__usart__misc__control.html#gad96ea1a80c97f968fbc0ae4c20e7fa6a"></a><br/></td></tr> +<tr class="separator:gad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gad52c08553ae203d4f7741404589b8169"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gad52c08553ae203d4f7741404589b8169">ARM_USART_CONTROL_RX</a>   (0x16UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gad52c08553ae203d4f7741404589b8169"><td class="mdescLeft"> </td><td class="mdescRight">Receiver; arg: 0=disabled, 1=enabled. <a href="group__usart__misc__control.html#gad52c08553ae203d4f7741404589b8169"></a><br/></td></tr> +<tr class="separator:gad52c08553ae203d4f7741404589b8169"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gab194a6f916e5b25e0262534c0cce54dc"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gab194a6f916e5b25e0262534c0cce54dc">ARM_USART_CONTROL_BREAK</a>   (0x17UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:gab194a6f916e5b25e0262534c0cce54dc"><td class="mdescLeft"> </td><td class="mdescRight">Continuous Break transmission; arg: 0=disabled, 1=enabled. <a href="group__usart__misc__control.html#gab194a6f916e5b25e0262534c0cce54dc"></a><br/></td></tr> +<tr class="separator:gab194a6f916e5b25e0262534c0cce54dc"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga54e88b32bc7368ff9c44613eae735c44"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga54e88b32bc7368ff9c44613eae735c44">ARM_USART_ABORT_SEND</a>   (0x18UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga54e88b32bc7368ff9c44613eae735c44"><td class="mdescLeft"> </td><td class="mdescRight">Abort <a class="el" href="group__usart__interface__gr.html#ga5cf758b0b9d03dca68846962f73c0b08">ARM_USART_Send</a>. <a href="group__usart__misc__control.html#ga54e88b32bc7368ff9c44613eae735c44"></a><br/></td></tr> +<tr class="separator:ga54e88b32bc7368ff9c44613eae735c44"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga3f57bcedf610dc844e6cc3a230dba5f7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga3f57bcedf610dc844e6cc3a230dba5f7">ARM_USART_ABORT_RECEIVE</a>   (0x19UL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga3f57bcedf610dc844e6cc3a230dba5f7"><td class="mdescLeft"> </td><td class="mdescRight">Abort <a class="el" href="group__usart__interface__gr.html#gae9efabdabb5aaa17bce83339f8a58803">ARM_USART_Receive</a>. <a href="group__usart__misc__control.html#ga3f57bcedf610dc844e6cc3a230dba5f7"></a><br/></td></tr> +<tr class="separator:ga3f57bcedf610dc844e6cc3a230dba5f7"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga83d0ef402feb342f9939f0e4ffe26182"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga83d0ef402feb342f9939f0e4ffe26182">ARM_USART_ABORT_TRANSFER</a>   (0x1AUL << ARM_USART_CONTROL_Pos)</td></tr> +<tr class="memdesc:ga83d0ef402feb342f9939f0e4ffe26182"><td class="mdescLeft"> </td><td class="mdescRight">Abort <a class="el" href="group__usart__interface__gr.html#ga878899928d34a818edd3e97d67b65c2a">ARM_USART_Transfer</a>. <a href="group__usart__misc__control.html#ga83d0ef402feb342f9939f0e4ffe26182"></a><br/></td></tr> +<tr class="separator:ga83d0ef402feb342f9939f0e4ffe26182"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gaa98f35611ec5bd7034f21cb47199322b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaa98f35611ec5bd7034f21cb47199322b">ARM_USART_ERROR_MODE</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 1)</td></tr> +<tr class="memdesc:gaa98f35611ec5bd7034f21cb47199322b"><td class="mdescLeft"> </td><td class="mdescRight">Specified Mode not supported. <a href="group__usart__execution__status.html#gaa98f35611ec5bd7034f21cb47199322b"></a><br/></td></tr> +<tr class="separator:gaa98f35611ec5bd7034f21cb47199322b"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gab57c4e8d4cb3a4b73751a002f5ec4586"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gab57c4e8d4cb3a4b73751a002f5ec4586">ARM_USART_ERROR_BAUDRATE</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 2)</td></tr> +<tr class="memdesc:gab57c4e8d4cb3a4b73751a002f5ec4586"><td class="mdescLeft"> </td><td class="mdescRight">Specified baudrate not supported. <a href="group__usart__execution__status.html#gab57c4e8d4cb3a4b73751a002f5ec4586"></a><br/></td></tr> +<tr class="separator:gab57c4e8d4cb3a4b73751a002f5ec4586"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gaade95ddec6882e96c086dfe8e0ba9a4c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaade95ddec6882e96c086dfe8e0ba9a4c">ARM_USART_ERROR_DATA_BITS</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 3)</td></tr> +<tr class="memdesc:gaade95ddec6882e96c086dfe8e0ba9a4c"><td class="mdescLeft"> </td><td class="mdescRight">Specified number of Data bits not supported. <a href="group__usart__execution__status.html#gaade95ddec6882e96c086dfe8e0ba9a4c"></a><br/></td></tr> +<tr class="separator:gaade95ddec6882e96c086dfe8e0ba9a4c"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gaefabd886c586a45f4f7346c1f04392d0"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaefabd886c586a45f4f7346c1f04392d0">ARM_USART_ERROR_PARITY</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 4)</td></tr> +<tr class="memdesc:gaefabd886c586a45f4f7346c1f04392d0"><td class="mdescLeft"> </td><td class="mdescRight">Specified Parity not supported. <a href="group__usart__execution__status.html#gaefabd886c586a45f4f7346c1f04392d0"></a><br/></td></tr> +<tr class="separator:gaefabd886c586a45f4f7346c1f04392d0"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga1d699654fbbed3ca41c5ea10aac8f859"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#ga1d699654fbbed3ca41c5ea10aac8f859">ARM_USART_ERROR_STOP_BITS</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 5)</td></tr> +<tr class="memdesc:ga1d699654fbbed3ca41c5ea10aac8f859"><td class="mdescLeft"> </td><td class="mdescRight">Specified number of Stop bits not supported. <a href="group__usart__execution__status.html#ga1d699654fbbed3ca41c5ea10aac8f859"></a><br/></td></tr> +<tr class="separator:ga1d699654fbbed3ca41c5ea10aac8f859"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gaf8fea8d43ff72c76434d8b5e9eebd890"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaf8fea8d43ff72c76434d8b5e9eebd890">ARM_USART_ERROR_FLOW_CONTROL</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 6)</td></tr> +<tr class="memdesc:gaf8fea8d43ff72c76434d8b5e9eebd890"><td class="mdescLeft"> </td><td class="mdescRight">Specified Flow Control not supported. <a href="group__usart__execution__status.html#gaf8fea8d43ff72c76434d8b5e9eebd890"></a><br/></td></tr> +<tr class="separator:gaf8fea8d43ff72c76434d8b5e9eebd890"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#ga2a1cd0a1e1bce9b545b0d7854a6fd6d6">ARM_USART_ERROR_CPOL</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 7)</td></tr> +<tr class="memdesc:ga2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="mdescLeft"> </td><td class="mdescRight">Specified Clock Polarity not supported. <a href="group__usart__execution__status.html#ga2a1cd0a1e1bce9b545b0d7854a6fd6d6"></a><br/></td></tr> +<tr class="separator:ga2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gade1af23c4ed5409dacd99ab76dc2ff8b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gade1af23c4ed5409dacd99ab76dc2ff8b">ARM_USART_ERROR_CPHA</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 8)</td></tr> +<tr class="memdesc:gade1af23c4ed5409dacd99ab76dc2ff8b"><td class="mdescLeft"> </td><td class="mdescRight">Specified Clock Phase not supported. <a href="group__usart__execution__status.html#gade1af23c4ed5409dacd99ab76dc2ff8b"></a><br/></td></tr> +<tr class="separator:gade1af23c4ed5409dacd99ab76dc2ff8b"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gaae1c626192b16ccace93f3546e7884bf"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#gaae1c626192b16ccace93f3546e7884bf">ARM_USART_EVENT_SEND_COMPLETE</a>   (1UL << 0)</td></tr> +<tr class="memdesc:gaae1c626192b16ccace93f3546e7884bf"><td class="mdescLeft"> </td><td class="mdescRight">Send completed; however USART may still transmit data. <a href="group___u_s_a_r_t__events.html#gaae1c626192b16ccace93f3546e7884bf"></a><br/></td></tr> +<tr class="separator:gaae1c626192b16ccace93f3546e7884bf"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga08b165fd8525e44e3ce42ed6183cd30a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga08b165fd8525e44e3ce42ed6183cd30a">ARM_USART_EVENT_RECEIVE_COMPLETE</a>   (1UL << 1)</td></tr> +<tr class="memdesc:ga08b165fd8525e44e3ce42ed6183cd30a"><td class="mdescLeft"> </td><td class="mdescRight">Receive completed. <a href="group___u_s_a_r_t__events.html#ga08b165fd8525e44e3ce42ed6183cd30a"></a><br/></td></tr> +<tr class="separator:ga08b165fd8525e44e3ce42ed6183cd30a"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga0599793e6aa531d56ff9f81ff12605d7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga0599793e6aa531d56ff9f81ff12605d7">ARM_USART_EVENT_TRANSFER_COMPLETE</a>   (1UL << 2)</td></tr> +<tr class="memdesc:ga0599793e6aa531d56ff9f81ff12605d7"><td class="mdescLeft"> </td><td class="mdescRight">Transfer completed. <a href="group___u_s_a_r_t__events.html#ga0599793e6aa531d56ff9f81ff12605d7"></a><br/></td></tr> +<tr class="separator:ga0599793e6aa531d56ff9f81ff12605d7"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga12872a3b04343f97d9535b5b0d37286d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga12872a3b04343f97d9535b5b0d37286d">ARM_USART_EVENT_TX_COMPLETE</a>   (1UL << 3)</td></tr> +<tr class="memdesc:ga12872a3b04343f97d9535b5b0d37286d"><td class="mdescLeft"> </td><td class="mdescRight">Transmit completed (optional) <a href="group___u_s_a_r_t__events.html#ga12872a3b04343f97d9535b5b0d37286d"></a><br/></td></tr> +<tr class="separator:ga12872a3b04343f97d9535b5b0d37286d"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gae57b9977bd338bf8bef86978843fa443"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#gae57b9977bd338bf8bef86978843fa443">ARM_USART_EVENT_TX_UNDERFLOW</a>   (1UL << 4)</td></tr> +<tr class="memdesc:gae57b9977bd338bf8bef86978843fa443"><td class="mdescLeft"> </td><td class="mdescRight">Transmit data not available (Synchronous Slave) <a href="group___u_s_a_r_t__events.html#gae57b9977bd338bf8bef86978843fa443"></a><br/></td></tr> +<tr class="separator:gae57b9977bd338bf8bef86978843fa443"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga43a0869daf83abb3fea96926a97047ad"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga43a0869daf83abb3fea96926a97047ad">ARM_USART_EVENT_RX_OVERFLOW</a>   (1UL << 5)</td></tr> +<tr class="memdesc:ga43a0869daf83abb3fea96926a97047ad"><td class="mdescLeft"> </td><td class="mdescRight">Receive data overflow. <a href="group___u_s_a_r_t__events.html#ga43a0869daf83abb3fea96926a97047ad"></a><br/></td></tr> +<tr class="separator:ga43a0869daf83abb3fea96926a97047ad"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga66ee2256571450a3fc3c530344ea9bd7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga66ee2256571450a3fc3c530344ea9bd7">ARM_USART_EVENT_RX_TIMEOUT</a>   (1UL << 6)</td></tr> +<tr class="memdesc:ga66ee2256571450a3fc3c530344ea9bd7"><td class="mdescLeft"> </td><td class="mdescRight">Receive character timeout (optional) <a href="group___u_s_a_r_t__events.html#ga66ee2256571450a3fc3c530344ea9bd7"></a><br/></td></tr> +<tr class="separator:ga66ee2256571450a3fc3c530344ea9bd7"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gaa1d19e48faf2bdc2a976de448928288e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#gaa1d19e48faf2bdc2a976de448928288e">ARM_USART_EVENT_RX_BREAK</a>   (1UL << 7)</td></tr> +<tr class="memdesc:gaa1d19e48faf2bdc2a976de448928288e"><td class="mdescLeft"> </td><td class="mdescRight">Break detected on receive. <a href="group___u_s_a_r_t__events.html#gaa1d19e48faf2bdc2a976de448928288e"></a><br/></td></tr> +<tr class="separator:gaa1d19e48faf2bdc2a976de448928288e"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga2d97495c650220fbfe9d6977d0953127"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga2d97495c650220fbfe9d6977d0953127">ARM_USART_EVENT_RX_FRAMING_ERROR</a>   (1UL << 8)</td></tr> +<tr class="memdesc:ga2d97495c650220fbfe9d6977d0953127"><td class="mdescLeft"> </td><td class="mdescRight">Framing error detected on receive. <a href="group___u_s_a_r_t__events.html#ga2d97495c650220fbfe9d6977d0953127"></a><br/></td></tr> +<tr class="separator:ga2d97495c650220fbfe9d6977d0953127"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gadb4fec2530fc5ae3ad2b056741883451"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#gadb4fec2530fc5ae3ad2b056741883451">ARM_USART_EVENT_RX_PARITY_ERROR</a>   (1UL << 9)</td></tr> +<tr class="memdesc:gadb4fec2530fc5ae3ad2b056741883451"><td class="mdescLeft"> </td><td class="mdescRight">Parity error detected on receive. <a href="group___u_s_a_r_t__events.html#gadb4fec2530fc5ae3ad2b056741883451"></a><br/></td></tr> +<tr class="separator:gadb4fec2530fc5ae3ad2b056741883451"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga4cd807ca131bdcb1a7eb4f223fa70476"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga4cd807ca131bdcb1a7eb4f223fa70476">ARM_USART_EVENT_CTS</a>   (1UL << 10)</td></tr> +<tr class="memdesc:ga4cd807ca131bdcb1a7eb4f223fa70476"><td class="mdescLeft"> </td><td class="mdescRight">CTS state changed (optional) <a href="group___u_s_a_r_t__events.html#ga4cd807ca131bdcb1a7eb4f223fa70476"></a><br/></td></tr> +<tr class="separator:ga4cd807ca131bdcb1a7eb4f223fa70476"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga5afef591c2e8dd9bc4332b7bc8d96309"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga5afef591c2e8dd9bc4332b7bc8d96309">ARM_USART_EVENT_DSR</a>   (1UL << 11)</td></tr> +<tr class="memdesc:ga5afef591c2e8dd9bc4332b7bc8d96309"><td class="mdescLeft"> </td><td class="mdescRight">DSR state changed (optional) <a href="group___u_s_a_r_t__events.html#ga5afef591c2e8dd9bc4332b7bc8d96309"></a><br/></td></tr> +<tr class="separator:ga5afef591c2e8dd9bc4332b7bc8d96309"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ga1628b951feba1c851f424ce89da409a4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#ga1628b951feba1c851f424ce89da409a4">ARM_USART_EVENT_DCD</a>   (1UL << 12)</td></tr> +<tr class="memdesc:ga1628b951feba1c851f424ce89da409a4"><td class="mdescLeft"> </td><td class="mdescRight">DCD state changed (optional) <a href="group___u_s_a_r_t__events.html#ga1628b951feba1c851f424ce89da409a4"></a><br/></td></tr> +<tr class="separator:ga1628b951feba1c851f424ce89da409a4"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:gac17fe5723d4c5923656dadd9d1302154"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t__events.html#gac17fe5723d4c5923656dadd9d1302154">ARM_USART_EVENT_RI</a>   (1UL << 13)</td></tr> +<tr class="memdesc:gac17fe5723d4c5923656dadd9d1302154"><td class="mdescLeft"> </td><td class="mdescRight">RI state changed (optional) <a href="group___u_s_a_r_t__events.html#gac17fe5723d4c5923656dadd9d1302154"></a><br/></td></tr> +<tr class="separator:gac17fe5723d4c5923656dadd9d1302154"><td class="memSeparator" colspan="2"> </td></tr> +</table><table class="memberdecls"> +<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a> +Typedefs</h2></td></tr> +<tr class="memitem:gaa578c3829eea207e9e48df6cb6f038a1"><td class="memItemLeft" align="right" valign="top">typedef void(* </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#gaa578c3829eea207e9e48df6cb6f038a1">ARM_USART_SignalEvent_t</a> )(uint32_t event)</td></tr> +<tr class="memdesc:gaa578c3829eea207e9e48df6cb6f038a1"><td class="mdescLeft"> </td><td class="mdescRight">Pointer to <a class="el" href="group__usart__interface__gr.html#gad796cd023f8f6300a6caadcc39d43cbf">ARM_USART_SignalEvent</a> : Signal USART Event. <a href="group__usart__interface__gr.html#gaa578c3829eea207e9e48df6cb6f038a1"></a><br/></td></tr> +<tr class="separator:gaa578c3829eea207e9e48df6cb6f038a1"><td class="memSeparator" colspan="2"> </td></tr> +</table><table class="memberdecls"> +<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a> +Enumerations</h2></td></tr> +<tr class="memitem:ga7b89d709f048b6a956aa211f63e75f6f"><td class="memItemLeft" align="right" valign="top">enum  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6f">ARM_USART_MODEM_CONTROL</a> { <br/> +  <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fab4d04e682d04f70c6aeba130656d3ec6">ARM_USART_RTS_CLEAR</a>, +<br/> +  <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fa7f9d445e6e56642c4c4251a00bfa7434">ARM_USART_RTS_SET</a>, +<br/> +  <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fa3ad44ce9f16c136ccad45c09ec65cb4c">ARM_USART_DTR_CLEAR</a>, +<br/> +  <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fab938a21e1b59a2b92424e2521b9469d4">ARM_USART_DTR_SET</a> +<br/> + }</td></tr> +<tr class="memdesc:ga7b89d709f048b6a956aa211f63e75f6f"><td class="mdescLeft"> </td><td class="mdescRight">USART Modem Control. <a href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6f">More...</a><br/></td></tr> +<tr class="separator:ga7b89d709f048b6a956aa211f63e75f6f"><td class="memSeparator" colspan="2"> </td></tr> +</table> +<h2 class="groupheader">Macro Definition Documentation</h2> +<a class="anchor" id="ab37a12fd0981e09c42ea42684a5dfbab"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_API_VERSION   <a class="el" href="_driver___common_8h.html#a43c7ca1eb0786d818624246c09932a74">ARM_DRIVER_VERSION_MAJOR_MINOR</a>(2,02) /* API version */</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="ab654e36e71012c28b91273e96827e1b8"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_CONTROL_Pos   0</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a253d29333d1a40d0401a02f9675a90fd"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_CONTROL_Msk   (0xFFUL << ARM_USART_CONTROL_Pos)</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a08696262ebd491edf1e7865ebe93a81f"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_DATA_BITS_Pos   8</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a84581b0925c149db3ca28d2656107656"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_DATA_BITS_Msk   (7UL << ARM_USART_DATA_BITS_Pos)</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a2ce50af2e58db12c25a5791080aca258"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_PARITY_Pos   12</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a434c48980c65129c01aa5bc1c8e22898"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_PARITY_Msk   (3UL << ARM_USART_PARITY_Pos)</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="ac73d045a0058006dbdc64a6d43772217"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_STOP_BITS_Pos   14</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="aff72dd7b794cf2be5b5edca180be7a40"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_STOP_BITS_Msk   (3UL << ARM_USART_STOP_BITS_Pos)</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a2e09a6b54db30327511241fdf422c4c9"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_FLOW_CONTROL_Pos   16</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a0e80cb6a6f47c164fb1fe5fe8eab43f4"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_FLOW_CONTROL_Msk   (3UL << ARM_USART_FLOW_CONTROL_Pos)</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a76148e4ea9d9e8a798e904e1d65d5dfc"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_CPOL_Pos   18</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a2424397076d0479ab6b83e557be35db2"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_CPOL_Msk   (1UL << ARM_USART_CPOL_Pos)</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a01ec7322a6a62197e82e948b1a8a41fa"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_CPHA_Pos   19</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="afba3e5931503b5a820472c4610252d72"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">#define ARM_USART_CPHA_Msk   (1UL << ARM_USART_CPHA_Pos)</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +</div><!-- contents --> +</div><!-- doc-content --> +<!-- start footer part --> +<div id="nav-path" class="navpath"><!-- id is needed for treeview function! --> + <ul> + <li class="navelem"><a class="el" href="dir_7151b3cc910409bb744bd274374c738d.html">Driver</a></li><li class="navelem"><a class="el" href="dir_9c39448ea46a8e15f1aabc7dec307fcf.html">Include</a></li><li class="navelem"><a class="el" href="_driver___u_s_a_r_t_8h.html">Driver_USART.h</a></li> + <li class="footer">Generated on Tue Oct 27 2015 14:35:24 for CMSIS-Driver by ARM Ltd. All rights reserved. + <!-- + <a href="http://www.doxygen.org/index.html"> + <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 + --> + </li> + </ul> +</div> +</body> +</html> |