summaryrefslogtreecommitdiff
path: root/overlays/verdin-imx8mm_ov5640_overlay.dts
diff options
context:
space:
mode:
authorMarcel Ziswiler <marcel.ziswiler@toradex.com>2021-03-18 14:39:33 +0100
committerMarcel Ziswiler <marcel.ziswiler@toradex.com>2021-03-18 14:52:01 +0100
commitfdd32db83f482e2d4611e878b38a8101a70fb363 (patch)
tree8762565d313034a8f2db25b469c7676acc02001a /overlays/verdin-imx8mm_ov5640_overlay.dts
parent02ae9a4b9ff491709b0660fc06ab5f331b97907d (diff)
overlays: cosmetic clean-up
Cosmetic clean-up without any functional impact: - re-order overlays in Makefile alphabetically - get rid of obsolete includes - add note that CSI Camera Module 5MP OV5640 is no longer orderable at Toradex - re-order properties alphabetically - re-order nodes alphabetically - fix indentation and line-spacing - use correct NXP SoC naming nomenclature Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
Diffstat (limited to 'overlays/verdin-imx8mm_ov5640_overlay.dts')
-rw-r--r--overlays/verdin-imx8mm_ov5640_overlay.dts8
1 files changed, 4 insertions, 4 deletions
diff --git a/overlays/verdin-imx8mm_ov5640_overlay.dts b/overlays/verdin-imx8mm_ov5640_overlay.dts
index 503727b..9a0b1c1 100644
--- a/overlays/verdin-imx8mm_ov5640_overlay.dts
+++ b/overlays/verdin-imx8mm_ov5640_overlay.dts
@@ -3,7 +3,7 @@
* Copyright 2020-2021 Toradex
*/
-// CSI Camera Module 5MP OV5640 orderable at Toradex.
+// CSI Camera Module 5MP OV5640 previously orderable at Toradex.
/dts-v1/;
/plugin/;
@@ -36,18 +36,18 @@
assigned-clocks = <&clk IMX8MM_CLK_CLKO1>;
assigned-clock-parents = <&clk IMX8MM_CLK_24M>;
assigned-clock-rates = <24000000>;
+ AVDD-supply = <&reg_3p3v>;
compatible = "ovti,ov5640_mipi";
clock-names = "csi_mclk";
clocks = <&clk IMX8MM_CLK_CLKO1>;
+ csi_id = <0>;
DOVDD-supply = <&reg_3p3v>;
- AVDD-supply = <&reg_3p3v>;
DVDD-supply = <&reg_3p3v>;
- PVDD-supply = <&reg_3p3v>;
- csi_id = <0>;
mclk = <24000000>;
mclk_source = <0>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_gpio5>, <&pinctrl_gpio6>;
+ PVDD-supply = <&reg_3p3v>;
pwn-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
reg = <0x3c>;
rst-gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;